English
Language : 

24LC22A-I Datasheet, PDF (1/24 Pages) Microchip Technology – 2K VESA E-EDID Serial EEPROM
24LC22A
2K VESA® E-EDID™ Serial EEPROM
Features:
• Single Supply with Operation Down to 2.5V
• Supports Enhanced EDID™ (E-EDID™) 1.3
• Completely Implements DDC1™/DDC2™
Interface for Monitor Identification, Including
Recovery to DDC1
• 2 Kbit Serial EEPROM Low-Power CMOS
Technology:
- 1 mA typical active current
- 10 uA standby current typical at 5.5V
• 2-Wire Serial Interface Bus, I2C™ Compatible
• 100 kHz (2.5V) and 400 kHz (5V) Compatibility
• Self-Timed Write Cycle (including Auto-Erase)
• Page-Write Buffer for up to Eight Bytes
• 1,000,000 Erase/Write Cycles
• Data Retention >200 years
• ESD Protection >4000V
• 8-pin PDIP and SOIC Packages
• Available Temperature Ranges:
- Industrial (I) -40°C to +85°C
• Pb-Free and RoHS Compliant
Description:
The Microchip Technology Inc. 24LC22A is a 256 x 8-
bit dual-mode Electrically Erasable PROM. This device
is designed for use in applications requiring storage
and serial transmission of configuration and control
information. Two modes of operation have been imple-
mented: Transmit-Only mode (1 Kbit) and Bidirectional
mode (2 Kbit). Upon power-up, the device will be in the
Transmit-Only mode, sending a serial bit stream of the
memory array from 00h to 7Fh, clocked by the VCLK
pin. A valid high-to-low transition on the SCL pin will
cause the device to enter the Transition mode, and look
for a valid control byte on the I2C bus. If it detects a
valid control byte from the master, it will switch into
Bidirectional mode, with byte selectable read/write
capability of the entire 2K memory array using SCL. If
no control byte is received, the device will revert to the
Transmit-Only mode after it receives 128 consecutive
VCLK pulses while the SCL pin is idle. The 24LC22A is
available in standard 8-pin PDIP and SOIC packages.
Package Types
PDIP/SOIC
*NC 1
*NC 2
*NC 3
VSS 4
8 VCC
7 VCLK
6 SCL
5 SDA
* Pins labeled ‘NC’ has no internal connections
Block Diagram
I/O
Control
Logic
Memory
Control
Logic
XDEC
SDA SCL
VCLK
VCC
VSS
HV Generator
EEPROM
Array
Page Latches
YDEC
Sense AMP
R/W Control
© 2007 Microchip Technology Inc.
DS21683B-page 1