MAX1111CE Datasheet, PDF (8/20 Pages) Maxim Integrated Products – 2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs

+2.7V, Low-Power, Multichannel,
Serial 8-Bit ADCs
_______________Detailed Description
The MAX1110/MAX1111 analog-to-digital converters
(ADCs) use a successive-approximation conversion
technique and input track/hold (T/H) circuitry to convert
an analog signal to an 8-bit digital output. A flexible seri-
al interface provides easy interface to microprocessors
(µPs). Figure 3 shows the Typical Operating Circuit.
Pseudo-Differential Input
The sampling architecture of the ADC’s analog com-
parator is illustrated in Figure 4, the equivalent input cir-
cuit. In single-ended mode, IN+ is internally switched to
the selected input channel, CH_, and IN- is switched to
COM. In differential mode, IN+ and IN- are selected
from the following pairs: CH0/CH1, CH2/CH3,
CH4/CH5, and CH6/CH7. Configure the MAX1110
channels with Table 1 and the MAX1111 channels with
Table 2.
In differential mode, IN- and IN+ are internally switched
to either of the analog inputs. This configuration is
pseudo-differential to the effect that only the signal at
IN+ is sampled. The return side (IN-) must remain sta-
ble within ±0.5 LSB (±0.1 LSB for best results) with
respect to AGND during a conversion. To accomplish
this, connect a 0.1µF capacitor from IN- (the selected
analog input) to AGND.
During the acquisition interval, the channel selected as
the positive input (IN+) charges capacitor C_HOLD. The
acquisition interval spans two SCLK cycles and ends
on the falling SCLK edge after the last bit of the input
control word has been entered. At the end of the acqui-
sition interval, the T/H switch opens, retaining charge
on C_HOLD as a sample of the signal at IN+. The conver-
sion interval begins with the input multiplexer switching
C_HOLD from the positive input (IN+) to the negative
input (IN-). In single-ended mode, IN- is simply COM.
This unbalances node ZERO at the input of the com-
parator. The capacitive DAC adjusts during the remain-
der of the conversion cycle to restore node ZERO to 0V
within the limits of 8-bit resolution. This action is equiva-
lent to transferring a charge of 18pF x (V_IN+ - V_IN-) from
C_HOLD to the binary-weighted capacitive DAC, which in
turn forms a digital representation of the analog input
signal.
Track/Hold
The T/H enters its tracking mode on the falling clock
edge after the sixth bit of the 8-bit control byte has
been shifted in. It enters its hold mode on the falling
clock edge after the eighth bit of the control byte has
been shifted in. If the converter is set up for single-
ended inputs, IN- is connected to COM, and the con-
verter samples the “+” input; if it is set up for differential
inputs, IN- connects to the “-” input, and the difference
(IN+ - IN-) is sampled. At the end of the conversion, the
positive input connects back to IN+, and C_HOLD
charges to the input signal.
ANALOG
INPUTS
1μF
CH0
V_DD
0.1μF
AGND
DGND
CH7
COM
MAX1110
MAX1111
REFOUT
REFIN
CS
SCLK
DIN
DOUT
SSTRB
SHDN
+2.7V
V_DD
1μF
CPU
I/O
SCK (SK)
MOSI (SO)
MISO (SI)
V_SS
REFIN
CAPACITIVE DAC
CH0
CH1
CH2
CH3
CH4*
CH5*
CH6*
CH7*
COM
INPUT C_HOLD
MUX _–
+
COMPARATOR
ZERO
18pF
C_SWITCH
TRACK
6.5kΩ
R_IN
HOLD
T/H
SWITCH
AT THE SAMPLING INSTANT,
THE MUX INPUT SWITCHES
FROM THE SELECTED IN+
CHANNEL TO THE SELECTED
IN- CHANNEL.
SINGLE-ENDED MODE: IN+ = CHO–CH7, IN- = COM.
DIFFERENTIAL MODE: IN+ AND IN- SELECTED FROM PAIRS OF
CH0/CH1, CH2/CH3, CH4*/CH5*, CH6*/CH7*.
*MAX1110 ONLY
Figure 3. Typical Operating Circuit
Figure 4. Equivalent Input Circuit
8 _______________________________________________________________________________________