MAX1111CE Datasheet, PDF (14/20 Pages) Maxim Integrated Products – 2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs

+2.7V, Low-Power, Multichannel,
Serial 8-Bit ADCs
CS
SCLK
DIN
SSTRB
1 2 345678
SEL2 SEL1 SEL0
UNI/
BIP
SGL/
DIF
PD1
PD0
START
DOUT
t_CONV
A/D STATE
IDLE
CONVERSION
25µs TYP
t_ACQ
4µs (f_SCLK = 500kHz)
9 10 11 12
B7 B6
Figure 10. Internal Clock Mode Timing
15 16 17 18
FILLED WITH
B1 B0 _ZEROS
IDLE
CS
SSTRB
t_CONV
t_CSH
t_CSS
t_SCK
t_SSTRB
SCLK
PD0 CLOCK IN
NOTE: FOR BEST NOISE PERFORMANCE, KEEP SCLK LOW DURING CONVERSION.
Figure 11. Internal Clock Mode SSTRB Detailed Timing
Internal Clock
Internal clock mode frees the µP from the burden of
running the SAR conversion clock. This allows the con-
version results to be read back at the processor’s con-
venience, at any clock rate up to 2MHz. SSTRB goes
low at the start of the conversion and then goes high
when the conversion is complete. SSTRB is low for
25µs (typ), during which time SCLK should remain low
for best noise performance.
An internal register stores data when the conversion is
in progress. SCLK clocks the data out of this register at
any time after the conversion is complete. After SSTRB
goes high, the second falling clock edge produces the
MSB of the conversion at DOUT, followed by the
remaining bits in MSB-first format (Figure 10). CS does
not need to be held low once a conversion is started.
Pulling CS high prevents data from being clocked into
the MAX1110/MAX1111 and three-states DOUT, but it
does not adversely affect an internal clock-mode con-
version already in progress. When internal clock mode
is selected, SSTRB does not go into a high-impedance
state when CS goes high.
Figure 11 shows the SSTRB timing in internal clock
mode. In this mode, data can be shifted in and out of
the MAX1110/MAX1111 at clock rates up to 2MHz, pro-
vided that the minimum acquisition time, t_ACQ, is kept
above 1µs.
14 ______________________________________________________________________________________