English
Language : 

MAX1111CE Datasheet, PDF (10/20 Pages) Maxim Integrated Products – 2.7V, Low-Power, Multichannel, Serial 8-Bit ADCs
+2.7V, Low-Power, Multichannel,
Serial 8-Bit ADCs
The time required for the T/H to acquire an input signal
is a function of how quickly its input capacitance is
charged. If the input signal’s source impedance is high,
the acquisition time lengthens, and more time must be
allowed between conversions. The acquisition time,
tACQ, is the minimum time needed for the signal to be
acquired. It is calculated by:
tACQ = 6 x (RS + RIN) x 18pF
where RIN = 6.5kΩ, RS = the source impedance of the
input signal, and tACQ is never less than 1µs. Note that
source impedances below 2.4kΩ do not significantly
affect the AC performance of the ADC.
Input Bandwidth
The ADC’s input tracking circuitry has a 1.5MHz small-
signal bandwidth, so it is possible to digitize high-
speed transient events and measure periodic signals
with bandwidths exceeding the ADC’s sampling rate by
using undersampling techniques. To avoid high-
frequency signals being aliased into the frequency
band of interest, anti-alias filtering is recommended.
Analog Inputs
Internal protection diodes, which clamp the analog
input to VDD and AGND, allow the channel input pins to
swing from (AGND - 0.3V) to (VDD + 0.3V) without dam-
age. However, for accurate conversions near full scale,
the inputs must not exceed VDD by more than 50mV or
be lower than AGND by 50mV.
If the analog input exceeds 50mV beyond the sup-
plies, do not forward bias the protection diodes of
off channels over 2mA.
The MAX1110/MAX1111 can be configured for differen-
tial or single-ended inputs with bits 2 and 3 of the con-
trol byte (Table 3). In single-ended mode, the analog
inputs are internally referenced to COM with a full-scale
input range from COM to VREFIN + COM. For bipolar
operation, set COM to VREFIN/2.
In differential mode, choosing unipolar mode sets the
differential input range at 0V to VREFIN. In unipolar
mode, the output code is invalid (code zero) when a
negative differential input voltage is applied. Bipolar
mode sets the differential input range to ±VREFIN/2.
Note that in this mode, the common-mode input range
includes both supply rails. Refer to Table 4 for input
voltage ranges.
Quick Look
To quickly evaluate the MAX1110/MAX1111’s analog
performance, use the circuit of Figure 5. The
MAX1110/MAX1111 require a control byte to be written
to DIN before each conversion. Tying DIN to +3V feeds
Table 3. Control-Byte Format
BIT 7
(MSB)
START
BIT 6
SEL2
BIT 5
SEL1
BIT 4
SEL0
BIT 3
UNI/BIP
BIT 2
SGL/DIF
BIT 1
PD1
BIT 0
(LSB)
PD0
BIT
7 (MSB)
6
5
4
3
2
1
0 (LSB)
NAME
START
SEL2
SEL1
SEL0
UNI/BIP
SGL/DIF
PD1
PD0
DESCRIPTION
The first logic “1” bit after CS goes low defines the beginning of the control byte.
Select which of the input channels are to be used for the conversion (Tables 1 and 2).
1 = unipolar, 0 = bipolar. Selects unipolar or bipolar conversion mode. Select differential operation
if bipolar mode is used (Table 4).
1 = single ended, 0 = differential. Selects single-ended or differential conversions. In single-
ended mode, input signal voltages are referred to COM. In differential mode, the voltage differ-
ence between two channels is measured (Tables 1 and 2).
1 = fully operational, 0 = power-down.
Selects fully operational or power-down mode.
1 = external clock mode, 0 = internal clock mode.
Selects external or internal clock mode.
10 ______________________________________________________________________________________