DS1124_09 Datasheet, PDF (7/10 Pages) Maxim Integrated Products – 5.0V 8-Bit Programmable Timing Element

5.0V 8-Bit Programmable
Timing Element
tEW
ENABLE
(E)
tES
tCW
tCW
tEH
CLOCK
(CLK)
SERIAL
INPUT
(D)
SERIAL
OUTPUT
(Q)
DELAY
TIME
tDSC
NEW BIT 7
tDHC
NEW BIT 6
tEQV
tCQV
tCQX
OLD BIT 7
OLD BIT 6
NEW BIT 0
OLD BIT 0
tEDX
PREVIOUS VALUE
tEQZ
tEDV
NEW VALUE
Figure 3. Serial Interface Timing Diagram
Figure 4C shows how to cascade multiple DS1124s onto
the same 3-wire bus. One important detail of writing
software for cascaded 3-wire devices is that all the
devices on the bus must be written to or read from
during each read or write cycle. Attempting to write to
only the first device (U1) would cause the data stored in
U1 to be shifted to U2, U2’s data would be shifted to U3,
etc. As shown, the microprocessor would have to shift
24 bits during each read or write cycle to avoid inadver-
tently changing the settings in any of the 3-wire devices.
Also note that the feedback resistor or a separate input
(not shown) can still be used to read the 3-wire device
settings when multiple devices are cascaded.
Integral Nonlinearity
Integral nonlinearity (INL) is defined as the deviation
from a straight line response drawn between the mea-
sured step zero delay (t_D0) and the measured step 255
delay (t_D255) with respect to the step 0 delay. Figure 5
shows INL’s effect on delay performance graphically.
Application Information
Power-Supply Decoupling
To achieve the best results when using the DS1124,
decouple the power supply with a 0.01µF and a 0.1µF
capacitor. Use high-quality, ceramic, surface mount
capacitors, and mount the capacitors as close as possi-
ble to the V_CC and GND pins of the DS1124 to minimize
lead inductance. The DS1124 may not perform as speci-
fied if good decoupling practices are not followed.
_______________________________________________________________________________________ 7