English
Language : 

MAX11626_1110 Datasheet, PDF (4/22 Pages) Maxim Integrated Products – 12-Bit, 300ksps ADCs with FIFO and Internal Reference
◁
12-Bit, 300ksps ADCs
with FIFO and Internal Reference
ELECTRICAL CHARACTERISTICS (continued)
(VDD = +2.7V to +3.6V (MAX11627/MAX11629/MAX11633); VDD = +4.75V to +5.25V (MAX11626/MAX11628/MAX11632), fSAMPLE =
300kHz, fSCLK = 4.8MHz (50% duty cycle), VREF = 2.5V (MAX11627//MAX11629/MAX11633); VREF = 4.096V (MAX11626/MAX11628/
MAX11632), TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)
PARAMETER
SYMBOL
DIGITAL INPUTS (SCLK, DIN, CS, CNVST)
CONDITIONS
MIN TYP MAX UNITS
Input Voltage Low
MAX11626/MAX11628/MAX11632
VIL
MAX11627/MAX11629/MAX11633
0.8
V
VDD x 0.3
MAX11626/MAX11628/MAX11632
2.0
Input Voltage High
VIH
V
MAX11627/MAX11629/MAX11633
VDD x 0.7
Input Hysteresis
VHYST
200
mV
Input Leakage Current
IIN
Input Capacitance
CIN
DIGITAL OUTPUTS (DOUT, EOC)
VIN = 0V or VDD
±0.01 ±1.0
µA
15
pF
Output Voltage Low
VOL
ISINK = 2mA
ISINK = 4mA
0.4
V
0.8
Output Voltage High
Three-State Leakage Current
Three-State Output Capacitance
VOH
IL
COUT
ISOURCE = 1.5mA
CS = VDD
CS = VDD
VDD - 0.5
V
±0.05 ±1
µA
15
pF
POWER REQUIREMENTS
Supply Voltage
MAX11626/MAX11628/MAX11632
VDD
MAX11627/MAX11629/MAX11633
4.75
2.7
5.25
V
3.6
MAX11627/MAX11629/MAX11633
Supply Current (Note 6)
Internal
reference
IDD
External
reference
fSAMPLE = 300ksps
fSAMPLE = 0, REF on
Shutdown
fSAMPLE = 300ksps
Shutdown
1750 2000
1000 1200
0.2
5
µA
1050 1200
0.2
5
MAX11626/MAX11628/MAX11632
Supply Current (Note 6)
Internal
reference
IDD
External
reference
fSAMPLE = 300ksps
fSAMPLE = 0, REF on
Shutdown
fSAMPLE = 300ksps
Shutdown
2300 2550
1050 1350
0.2
5
µA
1550 1700
0.2
5
Power-Supply Rejection
PSR
VDD = 2.7V to 3.6V; full-scale input
VDD = 4.75V to 5.25V; full-scale input
±0.2
±1
mV
±0.2 ±1.2
Note 1: MAX11627/MAX11629/MAX11633 tested at VDD = +3V. MAX11626/MAX11628/MAX11632 tested at VDD = +5V.
Note 2: Offset nulled.
Note 3: Time for reference to power up and settle to within 1 LSB.
Note 4: Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
Note 5: See Figure 3 (Equivalent Input Circuit) and the Sampling Error vs. Source Impedance curve in the Typical Operating
Characteristics section.
Note 6: Supply current is specified depending on whether an internal or external reference is used for voltage conversions.
4 _______________________________________________________________________________________
 ▷