 English |
|
|
|
|
|
|
|
| MAX11335 Datasheet, PDF (4/37 Pages) Maxim Integrated Products – 500ksps, 12-/10-Bit, 4-/8-/16-Channel ADCs | |||
| |||
| ◁ |
MAX11335âMAX11340
500ksps, 12-/10-Bit, 4-/8-/16-Channel ADCs with
Post-Mux External Signal Conditioning Access
ELECTRICAL CHARACTERISTICS (MAX11335/MAX11336/MAX11337) (continued)
(VDD = 2.35V to 3.6V, VOVDD = 1.5V to 3.6V, fSAMPLE = 500ksps, fSCLK = 8MHz, 50% duty cycle, VREF+ = VDD, TA = -40NC to +125NC,
unless otherwise noted. Typical values are at TA = +25NC.) (Note 2)
PARAMETER
Input Leakage Current
Input Capacitance
DIGITAL OUTPUTS (DOUT, EOC)
Output Voltage Low
SYMBOL
IIN
CIN
CONDITIONS
VAIN = 0V or VDD
VOL
ISINK = 200FA
Output Voltage High
VOH
ISOURCE = 200FA
Three-State Leakage Current
Three-State Output Capacitance
POWER REQUIREMENTS
IL
COUT
CS = VDD
CS = VDD
Positive Supply Voltage
Digital I/O Supply Voltage
Positive Supply Current
VDD
VOVDD
IDD
fSAMPLE = 500ksps
fSAMPLE = 0Msps (500ksps devices)
Full shutdown
Power Dissipation
Normal mode
(External
Reference)
AutoStandby
Full/
AutoShutdown
TIMING CHARACTERISTICS (Figure 1) (Note 11)
VDD = 3V,
fSAMPLE = 500ksps
VDD = 2.35V,
fSAMPLE = 500ksps
VDD = 3V,
fSAMPLE = 500ksps
VDD = 2.35V,
fSAMPLE = 500ksps
VDD = 3V
VDD = 2.35V
SCLK Clock Period
SCLK Duty Cycle
SCLK Fall to DOUT Transition
16th SCLK Fall to DOUT Disable
14th SCLK Fall to DOUT Disable
SCLK Fall to DOUT Enable
DIN to SCLK Rise Setup
SCLK Rise to DIN Hold
tCP
tCH
tDOT
tDOD
tDOE
tDS
tDH
Externally clocked conversion
CLOAD = VOVDD = 1.5V to 2.35V
10pF
VOVDD = 2.35V to 3.6V
CLOAD = 10pF, channel ID on
CLOAD = 10pF, channel ID off
CLOAD = 10pF
MIN TYP MAX
Q0.09 Q1.0
3
VOVDD
O 0.15
VOVDD
O 0.85
-0.3 Q1.5
4
2.35 3.0
3.6
1.5
3.0
3.6
1.4
2
1
0.0015 0.006
4.2
3.1
1.5
0.9
4.5
2.1
125
40
60
4
16.5
4
15
15
16
14
4
1
UNITS
FA
pF
V
V
FA
pF
V
V
mA
mW
FW
ns
%
ns
ns
ns
ns
ns
ns
Maxim Integrated
ââ4
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese