MAX11201 Datasheet, PDF (4/14 Pages) Maxim Integrated Products – 24-Bit, Single-Channel, Ultra-Low-Power, Delta Sigma ADC with 2-Wire Serial Interface

24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
ELECTRICAL CHARACTERISTICS (continued)
(VAVDD = +3.6V, VDVDD = +1.7V, VREFP - VREFN = VAVDD; internal clock, TA = TMIN to TMAX, unless otherwise noted. Typical values
are at TA = +25NC under normal conditions, unless otherwise noted.)
PARAMETER
SYMBOL
CONDITIONS
MIN TYP MAX UNITS
SCLK Rising Edge Data Hold
Time
t4
Allows for positive edge data read
3
ns
RDY/DOUT Fall to SCLK Rising
Edge
t5
0
ns
Next Data Update Time;
No Read Allowed
MAX11201A
t6
MAX11201B
Data Conversion Time
MAX11201A
t7
MAX11201B
Data Ready Time After Calibration
Starts (CAL + CNV)
t8
MAX11201A
MAX11201B
SCLK High After RDY/DOUT
Goes Low to Activate Sleep Mode
t9
MAX11201A
MAX11201B
Time from RDY/DOUT Low to
SCLK High for Sleep-Mode
Activation
MAX11201A
t10
MAX11201B
155
Fs
169
8.6
ms
73
208.3
ms
256.1
0
8.6
ms
0
73
0
8.6
ms
0
73
Data Ready Time After Wake-Up
From Sleep Mode
MAX11201A
t11
MAX11201B
8.6
ms
73
Data Ready Time After Calibration
MAX11201A
From Sleep Mode Wake-Up (CAL
t12
+ CNV)
MAX11201B
208.4
ms
256.2
Note 2: These specifications are not fully tested and are guaranteed by design and/or characterization.
Note 3: VAINP = VAINN.
Note 4: ppmFSR is parts per million of full-scale range.
Note 5: Positive full-scale error includes zero-scale errors.
Note 6: The MAX11201A has no normal-mode rejection at 50Hz or 60Hz.
4   _______________________________________________________________________________________