English
Language : 

MAX16065 Datasheet, PDF (13/61 Pages) Maxim Integrated Products – 12-Channel/8-Channel, Flash-Configurable System Managers with Nonvolatile Fault Registers
12-Channel/8-Channel, Flash-Configurable System
Managers with Nonvolatile Fault Registers
of the EN comparator output or the software enable bit.
If operating in latch-on fault mode, toggle EN or toggle
the Software Enable bit to clear the latch condition and
restart the device once the fault condition has been
removed.
To initiate secondary sequencing and monitoring set the
software enable r73h[1] bit to 1. Additionally, if GPIO_ is
configured as EN2 then both the software enable 2 bit and
EN2 must be high. To power-down and disable monitor-
ing, either drive EN2 low or set the Software Enable2 bit to
‘0.’ See Table 2 for the software enable bit configurations.
When a fault condition occurs during the power-up cycle,
the EN_OUT_ outputs are powered down immediately,
independent of the state of EN2. Drive EN2 low to begin
the secondary power-down sequence. When EN2 is driv-
en high during the power-down sequence, the sequence
state machine continues the power-down sequence until
the secondary channels are powered off and then the
device immediately begins the power-up sequence.
Monitoring Inputs While Sequencing
An enabled MON_ input can be assigned to a slot
ranging from Slot 1 to Slot 12. EN_OUT_s are always
asserted at the beginning of a slot. The supply volt-
ages connected to the MON_ inputs must exceed the
undervoltage threshold before the programmed timeout
period expires otherwise a fault condition will occur. The
undervoltage threshold checking cannot be disabled
during power-up and power-down. See Tables 5 and
6 for the MON_ slot assignment bits. The programmed
Table 2. Software Enable Configurations
REGISTER
ADDRESS
73h
FLASH
ADDRESS
273h
BIT RANGE
[0]
[1]
[2]
[3]
DESCRIPTION
Software enable 1 (primary sequence)
Software enable 2 (secondary sequence)
1 = Margin mode enabled
Early warning threshold select
0 = Early warning is undervoltage
1 = Early warning is overvoltage
Independent watchdog mode enable
[4]
1 = Watchdog timer is independent of sequencer
0 = Watchdog timer boots after sequence completes
Table 3. Slot Delay Register
REGISTER
ADDRESS
77h
78h
79h
7Ah
7Bh
7Ch
7Dh
FLASH
ADDRESS
277h
278h
279h
27Ah
27Bh
27Ch
27Dh
BIT RANGE
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
[3:0]
[7:4]
DESCRIPTION
Sequence Slot 0 Delay
Sequence Slot 1 Delay
Sequence Slot 2 Delay
Sequence Slot 3 Delay
Sequence Slot 4 Delay
Sequence Slot 5 Delay
Sequence Slot 6 Delay
Sequence Slot 7 Delay
Sequence Slot 8 Delay
Sequence Slot 9 Delay
Sequence Slot 10 Delay
Sequence Slot 11 Delay
Sequence Slot 12 Delay
Grouped Sequence Split Location, Final Slot of Primary Sequence
______________________________________________________________________________________   13