English
Language : 

MAX1214N Datasheet, PDF (10/21 Pages) Maxim Integrated Products – 1.8V, Low-Power, 12-Bit, 210Msps ADC for Broadband Applications
1.8V, Low-Power, 12-Bit, 210Msps
ADC for Broadband Applications
AVCC
OVCC
INP
INN
REFIO
REFADJ
CLKP
CLKN
CLKDIV
T/H
900Ω 900Ω
COMMON-
MODE BUFFER
REFERENCE
DIV1/DIV2
AGND
Figure 1. Block Diagram
12-BIT PIPELINE
ADC
CLOCK
MANAGEMENT
MAX1214N
LVDS
DATA
PORT
OGND
DCLKP
DCLKN
D0P/N
D1P/N
D2P/N
D11P/N
ORP/ORN
T/B
Detailed Description—
Theory of Operation
The MAX1214N uses a fully differential pipelined archi-
tecture that allows for high-speed conversion, opti-
mized accuracy, and linearity while minimizing power
consumption.
Both positive (INP) and negative/complementary ana-
log input terminals (INN) are centered around a 0.7V
common-mode voltage, and accept a differential ana-
log input voltage swing of ±VFS / 4 each, resulting in a
typical 1.39VP-P differential full-scale signal swing.
Inputs INP and INN are sampled when the differential
sampling clock signal transitions high. When using
the clock-divide mode, the analog inputs are sampled
at every other high transition of the differential sam-
pling clock.
Each pipeline converter stage converts its input voltage
to a digital output code. At every stage, except the last,
the error between the input voltage and the digital out-
put code is multiplied and passed along to the next
pipeline stage. Digital error correction compensates for
ADC comparator offsets in each pipeline stage and
ensures no missing codes. The result is a 12-bit parallel
digital output word in user-selectable two’s-complement
or offset binary output formats with LVDS-compatible
output levels. See Figure 1 for a more detailed view of
the MAX1214N architecture.
Analog Inputs (INP, INN)
INP and INN are the fully differential inputs of the
MAX1214N. Differential inputs usually feature good
rejection of even-order harmonics, which allows for
enhanced AC performance as the signals are progress-
ing through the analog stages. The MAX1214N analog
inputs are self-biased at a 0.7V common-mode voltage
and allow a 1.39VP-P differential input voltage swing
(Figure 2). Both inputs are self-biased through 900Ω
resistors, resulting in a typical differential input resis-
tance of 1.8kΩ. Drive the analog inputs of the
MAX1214N in AC-coupled configuration to achieve the
best dynamic performance. See the Transformer-
Coupled, Differential Analog Input Drive section.
10 ______________________________________________________________________________________