MAX1167BE Datasheet, PDF (10/30 Pages) Maxim Integrated Products – Multichannel, 16-Bit, 200ksps Analog-to-Digital Converters

Multichannel, 16-Bit, 200ksps Analog-to-Digital
Converters
Pin Description
PIN
MAX1167 MAX1168
1
3
2
4
3
5
4
6
5
7
6
8
7
9
8
10
9
15
10
16
11
17
12
18
13
19
14
20
15
21
16
22
—
1
—
2
—
11
—
12
NAME
FUNCTION
DOUT
Serial Data Output. Data changes state on SCLK’s falling edge in SPI/QSPI/MICROWIRE
mode and on SCLK’s rising edge in DSP mode (MAX1168 only). DOUT is high impedance
when CS is high.
SCLK
Serial Clock Input. SCLK drives the conversion process in external clock mode and clocks
data out.
DIN
EOC
AIN0
Serial Data Input. Use DIN to communicate with the command/configuration/control
register. In SPI/QSPI/MICROWIRE mode, the rising edge of SCLK clocks in data at DIN. In
DSP mode, the falling edge of SCLK clocks in data at DIN.
End-of-Conversion Output. In internal clock mode, a logic low at EOC signals the end of a
conversion with the result available at DOUT. In external clock mode, EOC remains high.
Analog Input 0
AIN1 Analog Input 1
AIN2 Analog Input 2
AIN3 Analog Input 3
REF
Reference Voltage Input/Output. V_REF sets the analog voltage range. Bypass to AGND
with a 10µF capacitor. Bypass with a 1µF (min) capacitor when using internal reference.
REFCAP ^{Reference Bypass Capacitor Connection. Bypass to AGND with a 0.1µF capacitor when}
using internal reference. Internal reference and buffer shut down in external reference mode.
AGND Analog Ground. Connect to pin 18 (MAX1168) or pin 12 (MAX1167).
AGND
AV_DD
CS
Primary Analog Ground (Star Ground). Power return for AV_DD.
Analog Supply Voltage. Bypass to AGND with a 0.1µF capacitor.
Active-Low Chip-Select Input. Forcing CS high places the MAX1167/MAX1168 in shutdown
with a typical supply current of 0.6µA. In SPI/QSPI/MICROWIRE mode, a high-to-low
transition on CS activates normal operating mode. In DSP mode, after the initial CS
transition from high to low, CS can remain low for the entire conversion process (see the
Operating Modes section).
DGND Digital Ground
DV_DD
DSPR
Digital Supply Voltage. Bypass to DGND with a 0.1µF capacitor.
DSP Frame-Sync Receive Input. A frame-sync pulse received at DSPR initiates a
conversion. Connect to logic high when using SPI/QSPI/MICROWIRE mode.
DSEL
Data-Bit Transfer-Select Input. Logic low on DSEL places the device in 8-bit-wide data-
transfer mode. Logic high places the device in 16-bit-wide data-transfer mode. Do not
leave DSEL unconnected.
AIN4 Analog Input 4
AIN5 Analog Input 5
10 ______________________________________________________________________________________