English
Language : 

28529-DSH-001-K_15 Datasheet, PDF (209/309 Pages) M/A-COM Technology Solutions, Inc. – Inverse Multiplexing for ATM (IMA) Family
Registers
2.4.13
0x80C—IMA _PHY_LOOPBACK (IMA Phy Side UTOPIA Loopback)
This register controls the UTOPIA loopbacks on the PHY side of the IMA block.
Bit
Default
Name
7-3
—
—
2
—
Loopback Enable
1-0
—
Loopback Type(s)
Description
Reserved. Set to 0
0 = PHY side loopback disabled.
1 = PHY side loopback enabled per bits 1:0 of this register.
0 = IMA System Loopback 0 -- uses TxClav signal(s) from PHY (TC or external)
1 = IMA System Loopback 1 -- ignores TxClav signal(s) from PHY layer
2 = IMA Line Loopback -- ignores TxClav signal(s) from PHY layer
3 = Not Defined
2.4.14
0x80E—IMA_DIAG_XOR_BIT (IMA Diagnostic Bit)
This register provides a single bit that can be used by a diagnostic test routine to verify the connectivity of the
microprocessor address lines to the IMA device. This bit is read-only.
Bit
Default
Name
Description
7
—
—
Reserved.
6
—
—
Reserved.
5
—
—
Reserved.
4
—
—
Reserved.
3
—
—
Reserved.
2
—
—
Reserved.
1
—
—
Reserved.
0
—
Address Diagnostic Bit Exclusive OR of address bits from previous IMA core Read access. The number of bits in the
exclusive OR operation is 11.
2.4.15
0x80F—IMA_DIAG (IMA Diagnostic Register)
This register provides an isolated 8 bit storage register that can be used by a diagnostic test routine to verify the
connectivity of the microprocessor data lines to the IMA device.
Bit
Default
Name
Description
7–0
0x00 Data Diagnostic Register An 8 bit register that can be written and read by the processor. The register is not used within
the IMA Block.
28529-DSH-001-K
Mindspeed Technologies®
194
Mindspeed Proprietary and Confidential