LTC3878_15 Datasheet, PDF (13/26 Pages) Linear Technology – Fast, Wide Operating Range No RSENSE Step-Down DC/DC Controller

LTC3878
Applications Information
A reasonable starting point is to choose a ripple current
that is about 40% of I_OUT(MAX). The largest ripple current
occurs at the highest V_IN. To guarantee that ripple current
does not exceed a specified maximum, the inductance
should be chosen according to:
L
=



f_OP
•
V_OUT
∆I_IL(MAX)




^1–

V_OUT
V_IN(MAX)



Once the value for L is known, the type of inductor must
be selected. High efficiency converters generally cannot
tolerate the core loss of low cost powdered iron cores,
forcing the use of more expensive ferrite materials such
as molypermalloy or Kool Mµ cores. A variety of inductors
designed for high current, low voltage applications are
available from manufacturers such as Sumida, Panasonic,
Coiltronics, Coilcraft, Toko, Vishay, Pulse and Wurth.
Inductor Core Selection
Once the inductance value is determined, the type of in-
ductor must be selected. Core loss is independent of core
size for a fixed inductor value, but it is very dependent
on inductance selected. As inductance increases, core
losses go down. Unfortunately, increased inductance
requires more turns of wire and therefore copper losses
will increase.
Ferrite designs have very low core loss and are preferred
at high switching frequencies, so design goals can con-
centrate on copper loss and preventing saturation. Ferrite
core material saturates “hard,” which means that induc-
tance collapses abruptly when the peak design current is
exceeded. This results in an abrupt increase in inductor
ripple current and consequent output voltage ripple. Do
not allow the core to saturate!
C_IN and C_OUT Selection
The input capacitance C_IN is required to filter the square
wave current at the drain of the top MOSFET. Use a low ESR
capacitor sized to handle the maximum RMS current.
I_RMS
≅ I_OUT(MAX)
•
V_OUT
V_IN
•
V_{IN – 1}
V_OUT
This formula has a maximum at V_IN = 2V_OUT, where I_RMS
= I_OUT(MAX)/2. This simple worst-case condition is com-
monly used for design because even significant deviations
do not offer much relief. Note that ripple current ratings
from capacitor manufacturers are often based on only
2000 hours of life, which makes it advisable to de-rate
the capacitor.
The selection of C_OUT is primarily determined by the ESR
required to minimize voltage ripple and load step transients.
The ∆V_OUT is approximately bounded by:
∆V_OUT
≤
∆I_L

 ^ESR
+
8
•
1
f_OP •
C_OUT


Since ∆I_L increases with input voltage, the output ripple
is highest at maximum input voltage. Typically, once the
ESR requirement is satisfied, the capacitance is adequate
for filtering and has the necessary RMS current rating.
Multiple capacitors placed in parallel may be needed to
meet the ESR and RMS current handling requirements.
Dry tantalum, specialty polymer, aluminum electrolytic
and ceramic capacitors are all available in surface mount
packages. Specialty polymer capacitors offer very low
ESR but have lower specific capacitance than other types.
Tantalum capacitors have the highest specific capacitance
but it is important to only use types that have been surge
tested for use in switching power supplies. Aluminum
electrolytic capacitors have significantly higher ESR,
but can be used in cost-sensitive applications providing
that consideration is given to ripple current ratings and
long-term reliability. Ceramic capacitors have excellent
low ESR characteristics but can have a high voltage co-
efficient and audible piezoelectric effects. The high Q of
ceramic capacitors with trace inductance can also lead to
significant ringing. When used as input capacitors, care
must be taken to ensure that ringing from inrush currents
and switching does not pose an overvoltage hazard to the
power switches and controller. To dampen input voltage
transients, add a small 5µF to 40µF aluminum electrolytic
capacitor with an ESR in the range of 0.5Ω to 2Ω. High
performance though-hole capacitors may also be used,
but an additional ceramic capacitor in parallel is recom-
mended to reduce the effect of lead inductance.
3878fa
13