2064VL Datasheet, PDF(7/14 Page) Lattice Semiconductor – 2.5V In-System Programmable SuperFAST™ High Density PLD

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

2064VL Datasheet, PDF (7/14 Pages) Lattice Semiconductor – 2.5V In-System Programmable SuperFAST™ High Density PLD

◁

ispLSI 2064VL Timing Model

I/O Cell

GRP

Ded. In

I/O Pin

(Input)

#21

I/O Delay

#20

GRP

#22

#45

Reset

Y0,1,2

GOE 0,1

#43, 44

#42

Specifications ispLSI 2064VL

GLB

Feedback

Comb 4 PT Bypass #23

Reg 4 PT Bypass

#24

GLB Reg Bypass

#28

20 PT

XOR Delays

#25, 26, 27

GLB Reg

Delay

RST

#29, 30,

31, 32

Control RE

PTs OE

#33, 34, CK

ORP

I/O Cell

ORP Bypass

#37

ORP

Delay

#36

#38,

I/O Pin

(Output)

#40, 41

0491/2064VL

Derivations of tsu, th and tco from the Product Term Clock

tsu

= Logic + Reg su - Clock (min)

= (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min))

= (#20 + #22 + #26) + (#29) - (#20 + #22 + #35)

3.5ns = (0.5 + 1.1 + 3.4) + (1.2) - (0.5 + 1.1 + 1.1)

= Clock (max) + Reg h - Logic

= (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor)

= (#20 + #22 + #35) + (#30) - (#20 + #22 + #26)

3.0ns = (0.5 + 1.1 + 4.1) + (2.3) - (0.5 + 1.1 + 3.4)

tco

= Clock (max) + Reg co + Output

= (tio + tgrp + tptck(max)) + (tgco) + (torp + tob)

= (#20 + #22 + #35) + (#31) + (#36 + #38)

9.0ns = (0.5 + 1.1 + 4.1) + (0.3) + (1.4 + 1.6)

Note: Calculations are based on timing specifications for the ispLSI 2064VL-165L.

Table 2-0042/2064VL

▷