English
Language : 

U5303A Datasheet, PDF (6/16 Pages) Keysight Technologies – PCIe High-Speed Digitizer with On-Board Processing
06 | Keysight | U5303A PCIe High-Speed Digitizer with On-Board Processing - Data Sheet
Firmware Options (continued)
TSR triggered simultaneous acquisition and readout
The triggered simultaneous acquisition and readout architecture
allows to continuously acquire new records while reading
previous ones.
TSR solution is dedicated to applications requiring no trigger loss,
achieving longer recording time when compares with standard
digitizer (-DGT).
TSR option main features:
–– High trigger rate with guaranteed no lost trigger for
specific configuration.
–– Easy to use solution, implementing an optimal and
automated control of memory addressing.
–– Selecting larger memory size option allows longer record
size and provides larger buffer for data transfer to host PC,
especially useful for applications with non-periodic trigger
or very high trigger rate during a limited period.
CSR continuous simultaneous acquisition and
readout
The continuous simultaneous acquisition and readout implements
a firmware function and a software API which allows the user to
readout multiple streams while the acquisition is still running. A
stream is defined as a sequence of data elements made available
over time. The data elements can be samples, timestamps
information, real time measurements, etc. Each stream can be
read independently and in a time multiplexed manner allowing a
fine tuning of the system and application performance.
DDC real-time digital down-conversion
The real-time digital down-conversion option (-DDC), in addition
to the basic digitizer functionality, implements a real-time digital
decimation and filtering on the digitized data, allowing the user
to tune and zoom on the signals of interest. This exclusive IP
algorithm provides very powerful and flexible digital down-
conversion on 2 channels. The filters and local oscillators (LO) are
synchronized to maintain constant phase and timing relationships
allowing phase-coherent post processing.
The DDC provides three main functions:
–– Frequency shifting (tune): Independently shifting each
channel’s IF signal into baseband, allows the analysis
bandwidth to be set around the signal of interest.
–– Data reduction (zoom): Reducing the bandwidth and sample
rate to match the analyzed signal decreases the amount
of data that needs to be transferred for a given capture
duration, in turn accelerating post-processing operations.
–– Magnitude trigger: Setting the magnitude level that the
down converted signal needs to achieve at a specified
frequency and bandwidth to generate a digital trigger on all
channels.
These functions allow isolation of the signal of interest from
other signals in a crowded spectrum, improved dynamic range
as the integrated noise is reduced, and increased SNR and
effective number of bits (ENOB). The resulting advantage for your
application is a reduced test time, while improving overall test
efficiency.
The acquisition data rate is adapted to the target application by
several mechanisms:
–– Downsampling: Allows to reduce the acquisition sample
rate by performing a binary decimation.
–– Truncation and Compression: It truncates the samples on
fewer bits and packs them continuously to reduce total
volume.
–– External clock: Allows a fine tuning of the incoming sample
rate.
Depending on the settings, the streaming can be sustained
endlessly without overflow.
1.  Please contact Keysight to find out the repetition rate that can be achieved in your application.