English
Language : 

IS66WVE2M16ALL Datasheet, PDF (6/30 Pages) Integrated Silicon Solution, Inc – Asynchronous and page mode interface
IS66WVE2M16ALL
IS67WVE2M16ALL
Functional Description
All functions for the device are listed below in Table 2.
Table 2. Functional Descriptions
Mode
Standby
Read
Write
No operation
PAR
DPD
Load
Configuration
register
Power
Standby
Active
Active
Idle
PAR
DPD
Active
CE# WE# OE# UB#/LB# ZZ#
H
X
X
X
H
L
H
L
L
H
L
L
X
L
H
L
X
X
X
H
H
X
X
X
L
H
X
X
X
L
L
L
X
X
L
DQ
[15:0]4
High-Z
Data-Out
Data-In
X
High-Z
High-Z
High-Z
Note
2,5
1,4
1,3,4
4,5
6
6
Notes
1. When UB# and LB# are in select mode (LOW), DQ0~DQ15 are affected as shown.
When only LB# is in select mode, DQ0~DQ7 are affected as shown. When only UB# is
in select mode, DQ8~DQ15 are affected as shown.
2. When the device is in standby mode, control inputs (WE#, OE#), address inputs, and data
inputs/outputs are internally isolated from any external influence.
3. When WE# is active, the OE# input is internally disabled and has no effect on the I/Os.
4. The device will consume active power in this mode whenever addresses are changed.
5. Vin=VDDQ or 0V, all device pins be static (unswitched) in order to achieve standby current.
6. DPD is enabled when configuration register bit CR[4] is “0”; otherwise, PAR is enabled.
Rev. B | Jan. 2012
www.issi.com - SRAM@issi.com
6