IS66WVE2M16ALL Datasheet, PDF (22/30 Pages) Integrated Silicon Solution, Inc – Asynchronous and page mode interface

Table10 . Load Configuration Register Timing Requirements
Symbol
Parameter
t_AS
t_AW
t_CDZZ
t_CW
t_WC
t_WP
t_WR
t_ZZWE
Address setup time
Address valid to end of write
Chip deselect to ZZ# LOW
Chip enable to end of write
Write cycle time
Write pulse width
Write recovery time
ZZ# LOW to WE# LOW
-70
Min
Max
0
70
5
70
70
46
0
10
500
IS66WVE2M16ALL
IS67WVE2M16ALL
Unit
Note
ns
ns
ns
ns
ns
ns
ns
ns
Table11 . DPD Timing Requirements
Symbol
Parameter
t_CDZZ
t_R
t_ZZ( MIN)
Chip deselect to ZZ# LOW
Deep Power-down recovery
Minimum ZZ# pulse width
-70
Unit
Min
Max
5
ns
150
us
10
us
Notes
Table12 . Initialization Timing Requirements
Symbol
Parameter
-70
Unit
Min Max
t_PU
Initialization Period (required before normal operations)
150
us
Notes
Rev. B | Jan. 2012
www.issi.com - [e-mail]
22