AUIRS2336S_15 Datasheet, PDF (17/37 Pages) International Rectifier – Drives up to six IGBT/MOSFET power devices

AUIRS2336S
LINx
HINx
LOx
HOx
DT
50%
50%
50%
DT
50%
Figure 7: Illustration of deadtime
Matched Propagation Delays
The AUIRS2336S is designed with propagation delay matching circuitry. With this feature, the IC’s response at the
output to a signal at the input requires approximately the same time duration (i.e., t_ON, t_OFF) for both the low-side
channels and the high-side channels; the maximum difference is specified by the delay matching parameter (MT).
Additionally, the propagation delay for each low-side channel is matched when compared to the other low-side
channels and the propagation delays of the high-side channels are matched with each other; the MT specification
applies as well. The propagation turn-on delay (t_ON) of the AUIRS2336S is matched to the propagation turn-on delay
(t_OFF).
Input Logic Compatibility
The inputs of this IC are compatible with standard CMOS and TTL outputs. The AUIRS2336S has been designed to
be compatible with 3.3 V and 5 V logic-level signals. It features an integrated 5.2 V Zener clamp on the HIN, LIN,
ITRIP, and EN pins; Figure 8 illustrates an input signal, its input threshold values, and the logic state of the IC as a
result of the input signal.
V _IH
V _IL
High
Low
Low
Figure 8: HIN & LIN input thresholds
www.irf.com
© 2009 International Rectifier
17