HCS139MS Datasheet, PDF (8/9 Pages) Intersil Corporation – Radiation Hardened Dual 2-to-4 Line Decoder/Demultiplexer

HCS139MS
Propagation Delay Timing Diagram
Propagation Delay Load Circuit
VIH
VSS
VOH
VOL
VS
INPUT
TPLH
VS
TPHL
OUTPUT
DUT
CL
TEST
POINT
RL
CL = 50pF
RL = 500Ω
Transition Timing Diagram
VOH
VOL
TTLH
20%
80% 80%
OUTPUT
TTHL
20%
PARAMETER
VCC
VIH
VS
VIL
GND
VOLTAGE LEVELS
HCS
4.50
4.50
2.25
0
0
UNITS
V
V
V
V
V
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]
EUROPE
Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]
ASIA
Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]
Spec Number 518832
160