English
Language : 

ICM7170 Datasheet, PDF (5/13 Pages) Intersil Corporation – Microprocessor-Compatible, Real-Time Clock
Timing Diagrams
ICM7170
A0 - A4, CS
RD
ADDRESS VALID, CS LOW
tAS
tAR
tCYC
tRD
D0 - D7
tACC
OUTPUT DATA VALID
tRX
FIGURE 1. READ CYCLE TIMING FOR NON-MULTIPLEXED BUS (ALE = VIH, WR = VIH)
A0 - A4, CS
WR
D0 - D7
ADDRESS VALID, CS LOW
tAD
tWA
tCYC
tWL
tDW
tWD
INPUT DATA VALID
FIGURE 2. WRITE CYCLE TIMING FOR NON-MULTIPLEXED BUS (ALE = VIH, RD = VIH)
A0 - A4, D0 - D7, CS
ALE
RD
ADDRESS VALID, CS LOW
tLA
tLL
tACC
OUTPUT DATA VALID
tAR
tAL
tCYC
tAS
tRD
FIGURE 3. READ CYCLE TIMING FOR MULTIPLEXED BUS (WR = VIH)
12-9