 English |
|
|
|
|
|
|
|
| X1288 Datasheet, PDF (16/27 Pages) Xicor Inc. – 2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM | |||
| |||
| ◁ |
X1288
VTRIP
VCC
tPURST
tR
RESET
tRPD
tPURST
FIGURE 5. POWER-ON RESET AND LOW VOLTAGE RESET
tF
VRVALID
RESET
VCC
SCL
0 1 23 4 56 7
VP = 15V
01 23 4 56 7
01 23 4 56 7
VCC
01 23 4 56 7
SDA
AEh
00h
Note: BP0, BP1, BP2 must be disabled.
01h
00h
FIGURE 6. SET VTRIP LEVEL SEQUENCE (VCC = DESIRED VTRIP VALUE)
RESET
VCC
SCL
VP = 15V
VCC
0 1 23 4 56 7
01 23 4 56 7
01 23 4 56 7
01 23 4 56 7
SDA
AEh
00h
03h
00h
Note: BP0, BP1, BP2 must be disabled.
FIGURE 7. RESET VTRIP LEVEL SEQUENCE
SCL
SDA
Data Stable
Data Change
Data Stable
FIGURE 8. VALID DATA CHANGES ON THE SDA BUS
16
FN8102.3
April 14, 2006
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese