ISL6141 Datasheet, PDF (16/19 Pages) Intersil Corporation – Negative Voltage Hot Plug Controller

ISL6141, ISL6151
When any of the 4 conditions occur that turn off the GATE
(OV, UV, UVLO, Over-Current Time-Out) the PWRGD latch
is reset and the Q2 DMOS device will shut off (high
impedance). The pin will quickly be pulled high by the
external module (or an optional pull-up resistor or equivalent)
which in turn will disable it. If a pull-up resistor is used, it can
be connected to any supply voltage that doesn’t exceed the
IC pin maximum ratings on the high end, but is high enough
to give acceptable logic levels to whatever signal it is driving.
An external clamp may be used to limit the voltage range.
V_DD
∆ V_GATE
V_GH
GATE
V_PG
+
-
V_EE
(SECTION OF) ISL6141
(L VERSION)
-
PWRGD
+
LOGIC ^Q2
+
+
LATCH
-
V_EE
DRAIN
R12
PWRGD
OPTO
FIGURE 31. ACTIVE LOW ENABLE OPTO-ISOLATOR
The PWRGD can also drive an opto-coupler (such as a
4N25), as shown in Figure 31 or LED (Figure 32). In both
cases, they are on (active) when power is good. Resistors
R12 or R13 are chosen, based on the supply voltage, and
the amount of current needed by the loads.
V_DD
∆ V_GATE
V_GH
(SECTION OF) ISL6141
(L VERSION)
-
PWRGD
GATE
+
V_{PG +}
+
-
-
V_EE
LOGIC ^Q2
+
LATCH
V_EE
DRAIN
R13
LED (GREEN)
FIGURE 32. ACTIVE LOW ENABLE WITH LED
ISL6151 (H version; Figure 33): Under normal conditions
(DRAIN voltage - V_EE < V_PG, and ∆V_GATE - V_GATE < V_GH),
the Q3 DMOS will be on, shorting the bottom of the internal
resistor to V_EE, and turning Q2 off. If the pull-up current from
the external module is high enough, the voltage drop across
the 6.2kΩ resistor will look like a logic high (relative to
DRAIN). Note that the module is only referenced to DRAIN,
not V_EE (but under normal conditions, the FET is on, and the
DRAIN and V_EE are almost the same voltage).
When any of the 4 conditions occur that turn off the GATE,
the Q3 DMOS turns off, and the resistor and Q2 clamp the
PWRGD pin to one diode drop (~0.7V) above the DRAIN
pin. This should be able to pull low against the module pull-
up current, and disable the module.
VDD
∆ V_{GATE (SECTION OF) ISL6151}
V_GH
(H VERSION)
-
RPG
6.2K
GATE
+
LOGIC
V_PG
+
+
-
-
+
Q2
LATCH
Q3
V_EE
V_EE
PWRGD
+
CL
DRAIN
VIN+ VOUT+
ON/OFF
ACTIVE HIGH
ENABLE
MODULE
VIN- VOUT-
FIGURE 33. ACTIVE HIGH ENABLE MODULE
Applications: GATE pin
To help protect the external FET, the output of the GATE pin
is internally clamped; up to an 80V supply and will not be any
higher than 15V. Under normal operation when the supply
voltage is above 20V, the GATE voltage will be regulated to a
nominal 13.6V above V_EE.
Applications: “Brick” Regulators
One of the typical loads used are DC/DC regulators, some
commonly known as “brick” regulators, (partly due to their
shape, and because it can be considered a “building block”
of a system). For a given input voltage range, there are
usually whole families of different output voltages and
current ranges. There are also various standardized sizes
and pinouts, starting with the original “full” brick, and since
getting smaller (half-bricks and quarter-bricks are now
common).
Other common features may include: all components (except
some filter capacitors) are self-contained in a molded plastic
package; external pins for connections; and often an
ENABLE input pin to turn it on or off. A hot plug IC, such as
the ISL6141 is often used to gate power to a brick, as well as
turn it on.
Many bricks have both logic polarities available (Enable Hi or
Lo input); select the ISL6141 (L version) and ISL6151 (H
version) to match. There is little difference between them,
although the L version output is usually simpler to interface.
The Enable input often has a pull-up resistor or current
source, or equivalent built in; care must be taken in the
ISL6151 (H version) output that the given current will create
a high enough input voltage (remember that current through
the RPG 6.2kΩ resistor generates the high voltage level; see
Figure 33).
The input capacitance of the brick is chosen to match its
system requirements, such as filtering noise, and
maintaining regulation under varying loads. Note that this
input capacitance appears as the load capacitance of the
ISL6141/51.
16