English
Language : 

ISL6269B_14 Datasheet, PDF (13/16 Pages) Intersil Corporation – High-Performance Notebook PWM Controller With Audio-Frequency Clamp
ISL6269B
Selection of the Input Capacitor
The important parameters for the bulk input capacitance are the
voltage rating and the RMS current rating. For reliable operation,
select bulk capacitors with voltage and current ratings above the
maximum input voltage and capable of supplying the RMS
current required by the switching circuit. Their voltage rating
should be at least 1.25x greater than the maximum input
voltage, while a voltage rating of 1.5x is a preferred rating.
Figure 5 is a graph of the input RMS ripple current, normalized
relative to output load current, as a function of duty cycle that is
adjusted for converter efficiency. The ripple current calculation is
written as shown in Equation 14:

IM
A
2
X


D
–
D2

+
 x

IMAX2
1--D--2--


IIN_RMS
=
----------------------------------------------------------------------------------------------------
IMAX
(EQ. 14)
Where:
- IMAX is the maximum continuous ILOAD of the converter
- x is a multiplier (0 to 1) corresponding to the inductor
peak-to-peak ripple amplitude expressed as a percentage of
IMAX (0% to 100%)
- D is the duty cycle that is adjusted to take into account the
efficiency of the converter which is written as shown in
Equation 15:
D
=
------V----O----U-----T-------
VIN  EFF
(EQ. 15)
In addition to the bulk capacitance, some low ESL ceramic
capacitance is recommended to decouple between the drain of
the high-side MOSFET and the source of the low-side MOSFET.
0.60
0.55
0.50
0.45
0.40
0.35
0.30
0.25
0.20
0.15
0.10
0.05
0
0
0.1 0.2
x=0
x=1
x = 0.75
x = 0.50
x = 0.25
0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
DUTY CYCLE
FIGURE 5. NORMALIZED RMS INPUT CURRENT FOR x = 0.8
MOSFET Selection and Considerations
Typically, a MOSFET cannot tolerate even brief excursions beyond
their maximum drain-to-source voltage rating. The MOSFETs used
in the power stage of the converter should have a maximum VDS
rating that exceeds the sum of the upper voltage tolerance of the
input power source and the voltage spike that occurs when the
MOSFET switches off.
There are several power MOSFETs readily available that are
optimized for DC/DC converter applications. The preferred
high-side MOSFET emphasizes low switch charge so that the
device spends the least amount of time dissipating power in the
linear region. Unlike the low-side MOSFET, which has the drain to
source voltage clamped by its body diode during turn off, the
high-side MOSFET turns off with VIN - VOUT - VLacross it. The
preferred low-side MOSFET emphasizes low rDS(ON) when fully
saturated to minimize conduction loss.
For the low-side MOSFET, (LS), the power loss can be assumed to
be conductive only and is written as:
PCON
_LS

ILO
A
2
D

rDSON_
LS

1
–
D

(EQ. 16)
For the high-side MOSFET, (HS), its conduction loss is written as:
PCON_HS
=
IL
O
A
2
D

rD
S

O
N

_
H
S

D
(EQ. 17)
For the high-side MOSFET, its switching loss is written as:
PSW_HS
=
V-----I--N-------I--V----A----L---L---E----Y-------t--O-----N-------f--S----W---
2
+
-V----I--N-------I--P----E----A----K-------t--O----F----F-------f-S----W----
2
(EQ. 18)
Where:
- IVALLEY is the difference of the DC component of the
inductor current minus 1/2 of the inductor ripple current
- IPEAK is the sum of the DC component of the inductor
current plus 1/2 of the inductor ripple current
- tON is the time required to drive the device into saturation
- tOFF is the time required to drive the device into cut-off
Selecting The Bootstrap Capacitor
The selection of the bootstrap capacitor is written as:
CBOOT
=
---------Q-----g---------
VBOOT
(EQ. 19)
Where:
- Qg is the total gate charge required to turn on the high-side
MOSFET
- VBOOT, is the maximum allowed voltage decay across the
boot capacitor each time the high-side MOSFET is switched
on
As an example, suppose the high-side MOSFET has a total gate
charge Qg, of 25nC at VGS = 5V and a VBOOT of 200mV. The
calculated bootstrap capacitance is 0.125µF. For a comfortable
margin select a capacitor that is double the calculated
capacitance, in this example 0.22µF will suffice. Use an X7R or
X5R ceramic capacitor.
Submit Document Feedback 13
FN6280.3
November 17, 2014