|
HYS64D32020GDL5C Datasheet, PDF (7/30 Pages) Infineon Technologies AG – 200-Pin Small Outline Dual-In-Line Memory Modules | |||
|
◁ |
HYS64D[32020/16000][H/G]DLâ[5/6]âC
Small Outline DDR SDRAM Modules
Description
Table 2
Type
Ordering Information
Compliance Code
PC3200 (CL=3.0)
HYS64D32020GDLâ5âC
PC2700 (CL=2.5)
HYS64D16000GDLâ6âC
HYS64D32020GDLâ6âC
PC3200Sâ3033â1âA1
PC2700Sâ2533â0âC1
PC2700Sâ2533â0âA1
Description
two ranks 256 MB SO-DIMM
one rank 128 MB SO-DIMM
two ranks 256 MB SO-DIMM
SDRAM
Technology
256 MBit (Ã16)
256 MBit (Ã16)
256 MBit (Ã16)
PC3200 (CL=3.0)
HYS64D32020HDLâ5âC
PC2700 (CL=2.5)
HYS64D16000HDLâ6âC
HYS64D32020HDLâ6âC
PC3200Sâ3033â1âA1 two ranks 256 MB SO-DIMM 256 MBit (Ã16)
PC2700Sâ2533â0âC1
PC2700Sâ2533â0âA1
one rank 128 MB SO-DIMM
two ranks 256 MB SO-DIMM
256 MBit (Ã16)
256 MBit (Ã16)
Notes
1. All part numbers end with a place code designating the silicon-die revision. Reference information available on
request. Example: HYS64D32020GDL-6-B, indicating rev. B dies are used for SDRAM components.
2. The Compliance Code is printed on the module labels describing the speed sort (for example âPC2700â), the
latencies and SPD code definition (for example â2033â0â means CAS latency of 2.0 clocks, RCD1) latency of
3 clocks, Row Precharge latency of 3 clocks, and JEDEC SPD code definiton version 0), and the Raw Card
used for this module.
1) RCD: Row-Column-Delay
Data Sheet
7
Rev. 1.0, 2004-03
|
▷ |