|
TLE7258D_15 Datasheet, PDF (21/31 Pages) Infineon Technologies AG – TLE7258D | |||
|
◁ |
TLE7258D
Electrical Characteristics
Table 6 Electrical Characteristics (contâd)
5.5 V < VS < 18 V; RL = 500 â¦; -40°C < Tj < 150°C;
all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.
Parameter
Symbol
Values
Unit Note / Test Condition
Min. Typ. Max.
Num
ber
Propagation delay:
LIN bus dominant to RxD âlowâ trx_pdft
LIN bus recessive to RxD âhighâ trx_pdr
Receiver delay symmetry
trx_sym
Dominant time for bus wake-up tWK,bus
Delay time for mode change tMODE
TxD recessive time to release
transmitter
Duty cycle D1
(for worst case at 20 kBit/s)
tto,rec
D1
Duty cycle D1
D1
for VS supply 5.5 V to 7.0 V
(for worst case at 20 kBit/s)
Duty cycle D2
D2
(for worst case at 20 kBit/s)
Duty cycle D2
D2
for VS supply 6.1 V to 7.6 V
(for worst case at 20 kBit/s)
Duty cycle D3
D3
(for worst case at 10.4 kBit/s)
LIN Spec 2.2A (Par. 31)
4.9.1
1
3.5 6
μs RRxD = 2.4 kâ¦; CRxD = 20 pF
1
3.5 6
μs
-2 â
30 â
2
μs LIN Spec 2.2A (Par. 32)
4.9.2
trx_sym = trx_pdf - trx_pdr;
RRxD = 2.4 kâ¦; CRxD = 20 pF
150 μs â
4.9.3
â
â
50 μs â
4.9.4
[906]
â
â
10
μs 1)
4.9.6
0.396 â
â
0.396 â
â
â
â
0.581
â
â
0.581
0.417 â
â
Duty cycle 1 4)
THRec(max) = 0.744 Ã VS;
THDom(max) =0.581 Ã VS;
VS = 7.0 ⦠18 V; tbit = 50 μs;
D1 = tbus_rec(min) / 2 Ã tbit;
LIN Spec 2.2A (Par. 27)
4.9.7
Duty cycle 1 4)
4.9.8
THRec(max) = 0.760 Ã VS;
THDom(max) = 0.593 Ã VS;
5.5 V < VS < 7.0 V;
tbit = 50 μs;
D1 = tbus_rec(min) / 2 Ã tbit
Duty cycle 2 4)
THRec(min)= 0.422 Ã VS;
THDom(min)= 0.284 Ã VS;
VS = 7.6 ⦠18 V; tbit = 50 μs;
D2 = tbus_rec(max) / 2 Ã tbit;
LIN Spec 2.2A (Par. 28)
4.9.9
Duty cycle 2 4)
4.9.10
THRec(min)= 0.410 Ã VS;
THDom(min)= 0.275 Ã VS;
6.1 V < VS < 7.6 V;
tbit = 50 μs;
D2 = tbus_rec(max) / 2 Ã tbit
Duty cycle 3 4)
THRec(max) = 0.778 Ã VS;
THDom(max) =0.616 Ã VS;
VS = 7.0 ⦠18 V; tbit = 96 μs;
D3 = tbus_rec(min) / 2 Ã tbit;
LIN Spec 2.2A (Par. 29)
4.9.11
Data Sheet
21
Rev. 1.2, 2014-12-08
|
▷ |