HYB39S64400CT-7.5 Datasheet, PDF (21/52 Pages) Infineon Technologies AG – 64-MBit Synchronous DRAM

Timing Diagrams (cont’d)
18. Random Row Read ( Interleaving Banks) with Precharge
18.1 CAS Latency = 2
18.2 CAS Latency = 3
19. Random Row Write ( Interleaving Banks) with Precharge
19.1 CAS Latency = 2
19.2 CAS Latency = 3
20. Full Page Read Cycle
20.1 CAS Latency = 2
20.2 CAS Latency = 3
21. Full Page Write Cycle
21.1 CAS Latency = 2
21.2 CAS Latency = 3
22. Precharge Termination of a Burst
HYB39S64400/800/160CT(L)
64MBit Synchronous DRAM
Semiconductor Group
21