 English |
|
|
|
|
|
|
|
| ICS951702 Datasheet, PDF (7/12 Pages) Integrated Device Technology – PIII™ System Clock Chip for DDR SDRAM | |||
| |||
| ◁ |
ICS951702
Advance Information
Electrical Characteristics - CPUCLK
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Output High Voltage VOH2B IOH = -12.0 mA
Output Low Voltage VOL2B IOL = 12 mA
Output High Current IOH2B VOH = 1.7 V
Output Low Current
IOL2B VOL = 0.7 V
Rise Time
tr2B1
VOL = 0.4 V, VOH = 2.0 V
Fall Time
tf2B1
VOH = 2.0 V, VOL = 0.4 V
Duty Cycle
dt2B1
VT = 1.25 V
Skew
ts
1
k2B
VT = 1.25 V
Jitter, Cycle-to-cycle
tjcyc
1
-cyc2B
VT = 1.25 V
Jitter, One Sigma
tj1s2B1 VT = 1.25 V
1Guaranteed by design, not 100% tested in production.
2
V
0.4 V
-19 mA
19
mA
1.6 ns
1.6 ns
45
55 %
250 ps
250 ps
150 ps
Electrical Characteristics - PCICLK
TA = 0 - 70º C; VDD = 3.3 V +/-5%, VDDL = 2.5 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER SYMBOL
CONDITIONS
MIN TYP MAX UNITS
Output High Voltage VOH1 IOH = -11 mA
Output Low Voltage VOL1 IOL = 9.4 mA
Output High Current
IOH1
VOH = 2.0 V
Output Low Current
Rise Time1
Fall Time1
Duty Cycle1
Skew1
IOL1
VOL = 0.8 V
tr1
VOL = 0.4 V, VOH = 2.4 V
tf1
VOH = 2.4 V, VOL = 0.4 V
dt1
VT = 1.5 V
tsk1
VT = 1.5 V
Jitter, Cycle-to-cycle
Jitter, One Sigma1
Jitter, Absolute1
tjcyc-c
1
yc2B
tj1s1
tjabs1
VT = 1.5 V
VT = 1.5 V
VT = 1.5 V
1Guaranteed by design, not 100% tested in production.
2.4
V
0.4 V
-22 mA
25
mA
2
ns
2
ns
45
55 %
500 ps
250 ps
150 ps
-500
500 ps
0664â07/29/02
7
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese