ICS950812 Datasheet, PDF (27/30 Pages) Integrated Circuit Systems – Frequency Generator with 200MHz Differential CPU Clocks

ICS950812
Frequency Generator with 200MHz Differential CPU Clocks
Power Down De-Assertion Mode
The power-up latency needs to be less than 1.8mS. this is the time from the de-asseration of the powerdown of the ramping
of the power supply until the time that stable clocks are output from the clock chip. If the I²C Bit 6 of Byte 0 is programmed to
"1" then the stopped CPU outputs will be driven high within 3 nS of PD# de-asseration.
Test Configuration Diagrams
TLA
CLK408
TLB
Rp=63.4 Ohms
1%
RREF=221 Ohms
1%
Rs=33 Ohms
1%
Rdif=475 Ohms
1%
Rs=33 Ohms
1%
CPUCLKT test
point
Rp=63.4 Ohms
1%
2pF
5%
CPUCLKC test
point
2pF
5%
MULTSEL Pin must be Low
CPU 1.0V Configuration test load board termination
Rs=33 Ohms
5%
TLA
CLK408
Rs=33 Ohms
5%
Rp=49.9 Ohms
1%
Rset=475 Ohms
1%
TLB
Rp=49.9 Ohms
1%
CPUCLKT test
point
CPUCLKC test
point
2pF
2pF
5%
5%
MULTSEL Pin must be High
CPU 0.7V Configuration test load board termination
IDT^TM Frequency Generator with 200MHz Differential CPU Clocks
27
0542J—01/25/10