English
Language : 

ICS9LPRS545 Datasheet, PDF (11/17 Pages) Integrated Circuit Solution Inc – 48-pin CK505 for Intel Systems
Integrated
Circuit
Systems, Inc.
ICS9LPRS545
Datasheet
Byte 0 FS Readback and PLL Selection Register
Bit Pin
Name
Description
7
-
6
-
5
-
4
-
3
FSLC
FSLB
FSLA
iAMT_EN
Reserved
CPU Freq. Sel. Bit (Most Significant)
CPU Freq. Sel. Bit
CPU Freq. Sel. Bit (Least Significant)
Set via SMBus or dynamically by CK505 if detects
dynamic M1
Reserved
2
-
SRC_Main_SEL
Select source for SRC Main
1
-
SATA_SEL
Select source for SATA clock
Type
R
R
R
0
1
See Table 1 : CPU Frequency Select
Table
RW Legacy Mode
iAMT Enabled
RW
R SRC Main = PLL1 SRC Main = PLL3
RW SATA = SRC_Main SATA = PLL2
Default
Latch
Latch
Latch
0
0
0
0
0
-
PD_Restore
1 = on Power Down de-assert return to last known state
0 = clear all SMBus configurations as if cold power-on
and go to latches open state
This bit is ignored and treated at '1' if device is in iAMT
RW
Configuration Not
Saved
Configuration Saved
1
mode.
Byte 1 DOT96 Select and PLL3 Quick Config Register
Bit Pin
Name
Description
7 13/14
SRC0_SEL
Select SRC0 or DOT96
6
-
PLL1_SSC_SEL
Select 0.5% down or center SSC
Type
RW
RW
0
SRC0
Down spread
1
DOT96
Center spread
Default
0
0
5
Reserved
Reserved
RW
1
4
PLL3_CF3
3
PLL3_CF2
2
PLL3_CF1
1
PLL3_CF0
0
PCI_SEL
PLL3 Quick Config Bit 3
PLL3 Quick Config Bit 2
PLL3 Quick Config Bit 1
PLL3 Quick Config Bit 0
PCI_SEL
R
1
R
25MHz from PLL3 Quick Config
R
1
0
R
0
PCI from
R PCI from PLL1
SRC_MAIN
1
Byte 2 Output Enable Register
Bit Pin
Name
Description
7
REF_OE
Output enable for REF, if disabled output is tri-stated
6
USB_OE
Output enable for USB
5
PCIF5_OE
Output enable for PCI5
4
PCI4_OE
Output enable for PCI4
3
Reserved
Reserved
2
Reserved
Reserved
1
Reserved
Reserved
0
PCI0_OE
Output enable for PCI0
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
Output Disabled
Output Disabled
Output Disabled
Output Disabled
Output Disabled
1
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Default
1
1
1
1
1
1
1
1
Byte 3 Output Enable Register
Bit Pin
Name
7
Reserved
6
Reserved
5
Reserved
4
SRC8/ITP_OE
3
SRC7_OE
2
Reserved
1
SRC5_OE
0
SRC4_OE
Description
Reserved
Reserved
Reserved
Output enable for SRC8 or ITP
Output enable for SRC7
Reserved
Output enable for SRC5
Output enable for SRC4
Type
RW
RW
RW
RW
RW
RW
RW
RW
0
Output Disabled
Output Disabled
Output Disabled
Output Disabled
1
Output Enabled
Output Enabled
Output Enabled
Output Enabled
Default
1
1
1
1
1
1
1
1
1479A—07/28/09
11