|
M1033 Datasheet, PDF (5/14 Pages) Integrated Circuit Systems – VCSO BASED CLOCK PLL WITH AUTOSWITCH | |||
|
◁ |
Integrated
Circuit
Systems, Inc.
Input Reference Clocks
Two clock reference inputs and a selection mux are
provided. Either reference clock input can accept a
differential clock signal (such as LVPECL or LVDS) or
a single-ended clock input (LVCMOS or LVTTL on the
non-inverting input).
A single-ended reference clock on the unselected
reference input can cause an increase in output
clock jitter. For this reason, differential reference
inputs are preferred; interference from a differential
input on the non-selected input is minimal.
Implementation of single-ended input has been
facilitated by biasing nDIF_REF0 and nDEF_REF1 to Vcc/2,
with 50k⦠to Vcc and 50k⦠to ground. Figure 4 shows
the input clock structure and how it is used with either
LVCMOS / LVTTL inputs or a DC- coupled LVPECL
clock.
DIF_REF0
LVCMOS/
LVTTL
VCC
MUX
50kâ¦
nDIF_REF0
50kâ¦
0
X
VCC
50kâ¦
DIF_REF1 127â¦
1
LVPECL
VCC
82â¦
127 â¦
VCC
50k â¦
50kâ¦
nDIF_REF1
82 â¦
50kâ¦
REF_SEL
M1025/26
Figure 4: Input Reference Clocks
Differential LVPECL Inputs
Differential LVPECL inputs are connected to both
reference input pins in the usual manner. The external
load termination resistors shown in Figure 4 (the 127â¦
and 82⦠resistors) will work for both AC and DC
coupled LVPECL reference clock lines. These provide
the 50⦠load termination and the VTT bias voltage.
Single-ended Inputs
Single-ended inputs (LVCMOS or LVTTL) are
connected to the non-inverting reference input pin
(DIF_REF0 or DIF_REF1). The inverting reference input pin
(nDIF_REF0 or nDIF_REF1) must be left unconnected.
In single-ended operation, when the unused inverting
input pin (nDIF_REF0 or nDEF_REF1) is left floating (not
connected), the input will self-bias at VCC/2.
M1033/34
VCSO BASED CLOCK PLL WITH AUTOSWITCH
Product Data Sheet
PLL Operation
The M1033/34 is a complete clock PLL. It uses a phase
detector and configurable dividers to synchronize the
output of the VCSO with the selected reference clock.
The âMâ divider divides the VCSO output frequency,
feeding the result into the non-inverting input of the
phase detector. The output of the âRâ divider is fed into
the inverting input of the phase detector. The phase
detector compares its two inputs. The phase detector
output, filtered externally, causes the VCSO to increase
or decrease in speed as needed to phase- and
frequency-lock the VCSO to the reference input.
The value of the M divider directly affects closed loop
bandwidth.
The relationship between the nominal VCSO center
frequency (Fvcso), the M divider, the R divider, and the
input reference frequency (Fin) is:
Fvcso
=
Fin
Ã
M---
R
For the available M divider and R divider look-up table
combinations, Tables 3 and 4 on pg. 3 list the Total PLL
Ratio as well as Fin when using the M1033-11-155.5200 or
the M1034-11-155.5200. (âOrdering Informationâ, pg. 14.)
Due to the narrow tuning range of the VCSO
(+200ppm), appropriate selection of all of the following
are required for the PLL be able to lock: VCSO center
frequency, input frequency, and divider selections.
Post-PLL Divider
The M1033/34 features a post-PLL (P) divider. By using
the P Divider, the deviceâs output frequency (Fout) can
be the VCSO center frequency (Fvcso) or 1/2 Fvcso.
The P_SEL pin selects the value for the P divider: logic 1
sets P to 2, logic 0 sets P to 1. (See Table 5 on pg. 4.)
When the P divider is included, the complete relation-
ship for the output frequency (Fout) is defined as:
Fout = --F----v---c---s---o---- = Fin à ------M-----------
P
RÃ P
Due to the narrow tuning range of the VCSO
(+200ppm), appropriate selection of all of the following
are required for the PLL be able to lock: VCSO center
frequency, input frequency, and divider selections.
M1033/34 Datasheet Rev 1.0
5 of 14
Revised 07Apr2005
Integrated Circuit Systems, Inc. â Networking & Communications â www.icst.com â tel (508) 852-5400
|
▷ |