English
Language : 

ICS951403 Datasheet, PDF (3/18 Pages) Integrated Circuit Systems – AMD-K7 System Clock Chip
◁
ICS951403
Bit
Bit 2
Bit 7:4
Bit 3
Bit 1
Bit 0
Description
Bit 2
Bit 7
Bit 6
FS2
Bit 5
FS1
Bit 4
FS0
CPU
SDRAM
PCI
AGP
SEL = 0
0 0 0 0 0 100.00 100.00 33.33 66.67
000 0
1 100.00 133.33 33.33 66.67
0 0 0 1 0 100.00 150.00 30.00 60.00
0 0 0 1 1 100.00 66.67 33.33 66.67
0 0 1 0 0 133.33 133.33 33.33 67.67
00 10
1 125.00 100.00 31.25 62.50
0 0 1 1 0 124.00 124.00 31.00 62.00
0 0 1 1 1 133.33 100.00 33.33 66.67
0 1 0 0 0 112.00 112.00 33.60 67.20
0 10 0
1 150.00 150.00 30.00 60.00
0 1 0 1 0 111.11 166.67 33.33 66.67
0 1 0 1 1 110.00 165.00 33.00 66.00
0 1 1 0 0 166.67 166.67 33.33 66.67
0 110
1 90.00 90.00 30.00 60.00
0 1 1 1 0 48.00 48.00 32.00 64.00
0 1 1 1 1 45.00 60.00 30.00 60.00
1 0 0 0 0 100.30 100.30 33.43 66.87
10 0 0
1 100.30 133.73 33.43 66.87
1 0 0 1 0 105.00 157.50 31.50 63.00
1 0 0 1 1 100.30 66.87 33.43 66.87
1 0 1 0 0 110.00 110.00 33.00 66.00
10 1 0
1 103.00 103.00 34.33 68.67
1 0 1 1 0 103.00 137.33 34.33 68.67
1 0 1 1 1 133.73 100.30 33.43 66.87
1 1 0 0 0 133.73 133.73 33.43 66.87
1 10 0
1 140.00 140.00 35.00 70.00
1 1 0 1 0 137.33 103.00 34.33 68.67
1 1 0 1 1 137.33 137.33 34.33 68.67
1 1 1 0 0 105.00 105.00 35.00 70.00
1110
1 138.33 138.33 34.58 69.17
1 1 1 1 0 200.00 200.00 33.33 66.67
1 1 1 1 1 104.25 139.00 34.75 69.50
0 - Frequency is selected by hardware select, Latched Inputs
1 - Frequency is selected by Bit , 2 7:4
0 - Normal
1 - Spread Spectrum Enabled
0 - Running
1- Tristate all outputs
AGP
SEL = 1
50.00
50.00
50.00
50.00
50.00
50.00
46.50
50.00
56.00
50.00
55.56
55.00
55.56
45.00
48.00
45.00
50.15
50.15
52.50
50.15
55.00
51.50
51.50
50.15
50.15
52.50
51.50
51.50
52.50
51.88
50.00
52.13
Spread Precentage
0 to -0.5% Down Spread
0 to -0.5% Down Spread
+/- 0.25% Center Spread
0 to -0.5% Down Spread
0 to -0.5% Down Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
0 to -0.5% Down Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
+/- 0.25% Center Spread
PWD
0000-
0
Note1
0
0
0
Note1:
Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.
Note: PWD = Power-Up Default
0486B—02/23/04
3
 ▷