ICS9DB108 Datasheet, PDF (2/15 Pages) Integrated Circuit Systems – Eight Output Differential Buffer for PCI-Express

Integrated
Circuit
Systems, Inc.
ICS9DB108
Pin Description
PIN # PIN NAME
1 SRC_DIV#
2 VDD
3 GND
4 SRC_IN
5 SRC_IN#
6 OE_0
7 OE_3
8 DIF_0
9 DIF_0#
10 GND
11 VDD
12 DIF_1
13 DIF_1#
14 OE_1
15 OE_2
16 DIF_2
17 DIF_2#
18 GND
19 VDD
20 DIF_3
21 DIF_3#
22 BYPASS#/PLL
23 SCLK
24 SDATA
PIN TYPE
DESCRIPTION
IN
PWR
PWR
IN
IN
IN
IN
OUT
OUT
PWR
PWR
OUT
OUT
IN
IN
OUT
OUT
PWR
PWR
OUT
OUT
IN
IN
I/O
Active low Input for determining SRC output frequency SRC or
SRC/2.
0 = SRC/2, 1= SRC
Power supply, nominal 3.3V
Ground pin.
0.7 V Differential SRC TRUE input
0.7 V Differential SRC COMPLEMENTARY input
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
0.7V differential true clock outputs
0.7V differential complement clock outputs
Ground pin.
Power supply, nominal 3.3V
0.7V differential true clock outputs
0.7V differential complement clock outputs
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
Active high input for enabling outputs.
0 = tri-state outputs, 1= enable outputs
0.7V differential true clock outputs
0.7V differential complement clock outputs
Ground pin.
Power supply, nominal 3.3V
0.7V differential true clock outputs
0.7V differential complement clock outputs
Input to select Bypass(fan-out) or PLL (ZDB) mode
0 = Bypass mode, 1= PLL mode
Clock pin of SMBus circuitry, 5V tolerant.
Data pin for SMBus circuitry, 5V tolerant.
0723D—01/08/04
2