English
Language : 

ICS9248-192 Datasheet, PDF (2/12 Pages) Integrated Circuit Systems – Frequency Timing Generator for Transmeta Systems
ICS9248-192
Pin Descriptions
Pin number
1
2
3
Pin name
GNDREF
X1
X2
4
PD#
12, 11, 10, 7, 6, 5
8
9
15
13
14
16
17
18
PCICLK (5:0)
GNDPCI
VDDPCI
Sel48_24#
24_48MHz
SDATA
SCLK
CPU3.3-2.5#
48MHz
GND48
VDD48
19
SEL 66/60#
20
VDD_Core
21
GND_Core
22
PCI_Stop#
23
CPUCLK0
24
GNDLCPU
25
VDDLCPU
26
CPU_STOP#
27
REF
28
VDDREF
Type
Power
Input
Output
Input
Output
Power
Power
Input
Output
I/O
IN
Input
Output
Power
Power
Input
Power
Power
Input
Output
Power
Power
Input
Output
Power
Description
Ground for 14.318 MHz reference clock outputs
14.318 MHz crystal input
14.318 MHz crystal output
Asynchronous active low input pin used to power down the device
into a low power state. The internal clocks are disabled and the
VCO and the crystal are stopped. The latency of the power down
will not be greater than 3ms.
3.3V PCI clock outputs, free running selectable
Ground for PCI clock outputs
3.3V power for the PCI clock outputs
Selects 24MHz (0) or 48MHz (1) output
Selectable output either 24MHz or 48MHz
Data pin for I2C circuitry 5V tolerant
Clock pin of I2C circuitry 5V tolerant
3.3 (1) or 2.5 (0) VDD buffer strength selection, has pullup to VDD,
nominal 30K resistor.
3.3V 48 MHz clock output, fixed frequency clock typically used with
USB devices
Ground for 48 MHz clocks
3.3V power for 48/24 MHz clocks
Control for the frequency of clocks at the
CPU & PCICLK output pins.
"0" = 60 MHz. "1" = 66.6 MHz.
The PCI clock is multiplexed to run at 33.3 MHz
for both selected cases.
Isolated 3.3V power for core
Isolated ground for core
Synchronous active low input used to stop the PCICLK in active low
state. It will not effect PCICLK_F or any other outputs.
CPU clock outputs selectable 2.5V or 3.3V.
Ground for CPU clock outputs
2.5V or 3.3V power for CPU clock outputs
Asynchronous active low input pin used to stop the CPUCLK in
active low state, all other clocks will continue to run. The CPUCLK
will have a "Turnon " latency of at least 3 CPU clocks.
3.3V 14.318 MHz reference clock output
3.3V power for 14.318 MHz reference clock outputs.
0540E—08/20/03
2