|
9DBV0641 Datasheet, PDF (10/17 Pages) Integrated Circuit Systems – HCSL compatible differential input; can be driven by common clock sources | |||
|
◁ |
9DBV0641 DATASHEET
Additive Phase Jitter: 125M (12kHz to 20MHz)
RMS additive jitter: 251fs
6 O/P 1.8V PCIE GEN1-2-3 ZDB/FOB W/ZO=100OHMS
10
REVISION B 09/11/14
|
▷ |