|
IS61S6432 Datasheet, PDF (13/20 Pages) Integrated Circuit Solution Inc – 64K x 32 SYNCHRONOUS PIPELINE STATIC RAM | |||
|
◁ |
IS61S6432
READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)
Symbol
Parameter
-200(1)
-166
-133
-117
Min. Max. Min. Max. Min. Max. Min. Max. Unit
tKC
Cycle Time
5 â 6 â 7.5 â 8.5 â
ns
tKH
Clock High Time
1.6 â 2.4 â 2.8 â 3 â
ns
tKL
Clock Low Time
1.6 â 2.4 â 2.8 â 3 â
ns
tKQ
tKQX(2)
tKQLZ(2,3)
tKQHZ(2,3)
Clock Access Time
Clock High to Output Invalid
Clock High to Output Low-Z
Clock High to Output High-Z
â4 â5 â5â5
ns
1 â 1.5 â 1.5 â 1.5 â
ns
â 0â 0â0â
ns
1 3.5 1.5 5 1.5 5 1.5 6
ns
tOEQ
Output Enable to Output Valid
â 3.5 â 5 â 5 â 5
ns
tOEQX(2)
Output Disable to Output Invalid
0â 0â 0â0â
ns
tOELZ(2,3)
Output Enable to Output Low-Z
0â 0â 0â0â
ns
tOEHZ(2,3)
Output Disable to Output High-Z
â3 â3 â3â4
ns
tAS
Address Setup Time
2 â 2.5 â 2.5 â 2.5 â
ns
tSS
Address Status Setup Time
2 â 2.5 â 2.5 â 2.5 â
ns
tWS
Write Setup Time
2 â 2.5 â 2.5 â 2.5 â
ns
tCES
Chip Enable Setup Time
2 â 2.5 â 2.5 â 2.5 â
ns
tAH
Address Hold Time
0.5 â 0.5 â 0.5 â 0.5 â
ns
tSH
Address Status Hold Time
0.5 â 0.5 â 0.5 â 0.5 â
ns
tWH
Write Hold Time
0.5 â 0.5 â 0.5 â 0.5 â
ns
tCEH
Chip Enable Hold Time
0.5 â 0.5 â 0.5 â 0.5 â
ns
tCFG(4)
Configuration Setup
25 â 25 â 30 â 35 â
ns
Notes:
1. ADVANCE INFORMATION ONLY.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.
4. Configuration signal MODE is static and must not change during normal operation.
Integrated Circuit Solution Inc.
13
SSE003-0B
|
▷ |