GA10JT12-263_15 Datasheet, PDF (11/12 Pages) GeneSiC Semiconductor, Inc. – OFF Silicon Carbide Junction Transistor

Section VI: Package Dimensions
TO-263-7L
PACKAGE OUTLINE
18°- 22° REF.
0.400 (10.160)
0.420 (10.668)
0.055 (1.397) REF.
0.075 (1.905)
0.045 (1.143)
0.055 (1.397)
0.171 (4.343)
0.181 (4.597)
SEATING PLANE
0.000 (0.000) _<D>
0.012 (0.305)
0.045 (1.143)
0.055 (1.397)
0.575 (14.605)
0.625 (15.875)
GA10JT12-263
XXXXXX
0.351 (8.915)
0.361 (9.169)
Lot code
0.013 (0.330)
0.017 (0.432)
0.090 (2.286)
0.110 (2.794)
0.050
(1.27)
0.024
(0.60)
GATE PLANE
0.010 (0.254)
0°- 8°
GA10JT12-263
0.400 (10.160)
0.300 (7.620)
0.256 (6.502)
0.065 (1.651)
0.125 (3.175)
0.304
(7.722)
NOTE
1. CONTROLLED DIMENSION IS INCH. DIMENSION IN BRACKET IS MILLIMETER.
2. DIMENSIONS DO NOT INCLUDE END FLASH, MOLD FLASH, MATERIAL PROTRUSIONS
Date
2015/06/05
2015/11/20
Revision History
Revision
Comments
0
Initial release
1
Updated Electrical Characteristics
Supersedes
Published by
GeneSiC Semiconductor, Inc.
43670 Trade Center Place Suite 155
Dulles, VA 20166
GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.
GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any
intellectual property rights is granted by this document.
Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft
navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal
injury and/or property damage.
Nov 2015
Latest version of this datasheet at: http://www.genesicsemi.com/commercial-sic/sic-junction-transistors/
Pg 11 of 11