English
Language : 

MB86606A Datasheet, PDF (9/64 Pages) Fujitsu Component Limited. – FAST-20 SCSI Protocol Controller
MB86606A
s PIN DESCRIPTION
1. SCSI Interface
Pin no.
Pin name
I/O
Function
84, 81
89, 79
MSG, C/D
ATN, I/O
These are the SCSI control signal input and output
pins.
I/O
They can be connected directly to a single-ended
SCSI connector.
Either open-drain or totem pole output can be
selected.
80, 86
REQ, ACK
These are the SCSI control signal input and output
pins.
I/O They can be connected directly to a single-ended
SCSI connector.
The output buffer is the totem pole type.
68
65
67
BSYOE
SELOE
RSTOE
These are used for output control of SCSI control
O
signals.
They should be used as control signals for the
external differential driver/receiver circuit.
87
BSY
83
SEL
85
RST
These are the SCSI control signal input and output
pins.
I/O They can be connected directly to a single-ended
SCSI connector.
The output buffer is the open-drain type.
120, 121, 123, 124, 69 to 72
119
109 to 111, 113 to 115, 117,
118
108
DBOE15 to DBOE8
UDBOEP
DBOE7 to DBOE0
LDBOEP
O
These are used for output control of SCSI data bus
signals.
They should be used as control signals for the
external differential driver/receiver circuit.
103 to 106, 74 to 76, 78
101
91, 92, 94 to 97, 99, 100
90
DB15 to DB8
UDBP
DB7 to DB0
LDBP
These are used to input and output SCSI data bus
signals.
I/O
They can be connected directly to a single-ended
SCSI connector.
Either open-drain or totem pole output buffer can be
selected.
64
INIT
62
TARG
These are used to output signals indicating the chip
O
operating status.
They should be used as control signals for the
external differential driver/receiver circuit.
This is used to input signal for selecting the chip
operation mode.
Single-ended: Input 0
61
S/DESL
I
Differential-ended: Input 1
While 0 is input to this pin, all the SCSI control signals,
data bus output control signals, INIT, and TARG
signals are fixed with L level.
54
SCLK
I
This pin is used for a system clock input for SCSI
protocol controller block. (Max. 40 MHz)
9