English
Language : 

MB15E07SR Datasheet, PDF (9/25 Pages) Fujitsu Component Limited. – Single Serial Input PLL Frequency Synthesizer On-chip 2.5 GHz Prescaler
MB15E07SR
Programmable Counter
LSB
Data Flow
MSB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
CAAAAAAANNNNNNNNNNN
N 1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 9 10 11
T
CNT : Control bit
N1 to N11: Divide ratio setting bits for the programmable counter (3 to 2,047)
A1 to A7 : Divide ratio setting bits for the swallow counter (0 to 127)
Note: Data input with MSB first.
[Table 1]
[Table 3]
[Table 4]
Table 2. Binary 14-bit Programmable Reference Counter Data Setting
Divide ratio (R) R14 R13 R12 R11 R10 R9 R8 R7 R6 R5 R4 R3 R2 R1
3
00 00 0000000011
4
00 00 0000000100
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
16383
11 11 1111111111
Note: Divide ratio less than 3 is prohibited.
Table 3. Binary 11-bit Programmable Counter Data Setting
Divide ratio (N) N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1
3
00000000011
4
00000000100
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
⋅
2047
11111111111
Note: Divide ratio less than 3 is prohibited.
9