English
Language : 

MB86613 Datasheet, PDF (14/36 Pages) Fujitsu Component Limited. – IEEE 1394 Open HCI Controller
MB86613
s BLOCK DESCRIPTION
• Parallel ROM I/F
This block is the parallel port ROM interface to which EPROM (BIOS ROM) with a data width of 8 bits and that
EEPROM (PCI configuration ROM) are connected which contains PCI subsystem ID and subsystem vendor ID
information. For details, see “ sCOMPONENT CONNECTION DIAGRAM 3. Memory Interface”
• CPC (context program controller)
This block analyzes context programs stored in host memory to store the packet to be sent out from host memory
to the FIFO buffer or to store the received packet from the FIFO buffer to host memory (AR-CPC, IR-CPC).
Upon reception of a physical request packet, this block analyzes the packet automatically for servicing the request
(phys-req unit).
• CPC work memory
This block is work memory which stores context programs prepared in host memory or packet header information
upon reception of a physical request packet.
• OHCI register
This block holds 2048 bytes of registers defined in the Open HCI Standard.
• FIFO
This block is a 6-KB FIFO buffer. This FIFO consists of a transmit-packet storage area (AT-FIFO and IT-FIFO)
and a receive-packet storage area (AR-FIFO and IR-FIFO), each of which is freely addressable.
• LINK-Rx
This block stores the LINK-received, 1394-formatted packet in the FIFO buffer, with trailer data defined in the
Open HCI Standard added.
• LINK-Tx
This block converts the packet stored in the FIFO buffer into the 1394 format and sends it to the LINK.
• PCI I/F
This block provides PCI bus protocol control.
• PCI-DMAC
This block issues a transfer request with the MB86613 serving as the bus master.
• PCI-slave
This block responds to the register access from the bus master.
• LINK core
This block generates data CRC and header CRC, transmits the selfID packet, and controls packet transmission
and reception.
• PHY
This block provides 1394 bus protocol control.
• Bus manager
This block manages the cycle timer, generates a variety of interrupts, and holds the bus management CSR.
14