|
56F8356 Datasheet, PDF (91/176 Pages) Motorola, Inc – 56F8356 16-bit Hybrid Controller | |||
|
◁ |
Register Descriptions
They are disabled by default.
⢠00 = IRQ disabled (default)
⢠01 = IRQ is priority level 0
⢠10 = IRQ is priority level 1
⢠11 = IRQ is priority level 2
5.6.6.2 Quadrature Decoder 1 HOME Signal Transition or Watchdog Timer
Interrupt Priority Level (DEC1_HIRQ IPL)âBits 13â12
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
⢠00 = IRQ disabled (default)
⢠01 = IRQ is priority level 0
⢠10 = IRQ is priority level 1
⢠11 = IRQ is priority level 2
5.6.6.3 SCI 1 Receiver Full Interrupt Priority Level (SCI1_RCV IPL)â
Bits 11â10
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
⢠00 = IRQ disabled (default)
⢠01 = IRQ is priority level 0
⢠10 = IRQ is priority level 1
⢠11 = IRQ is priority level 2
5.6.6.4 SCI 1 Receiver Error Interrupt Priority Level (SCI1_RERR IPL)â
Bits 9â8
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
⢠00 = IRQ disabled (default)
⢠01 = IRQ is priority level 0
⢠10 = IRQ is priority level 1
⢠11 = IRQ is priority level 2
5.6.6.5 ReservedâBits 7â6
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
56F8356 Technical Data, Rev. 13
Freescale Semiconductor
91
Preliminary
|
▷ |