|
56F8365_07 Datasheet, PDF (86/172 Pages) Freescale Semiconductor, Inc – 16-bit Digital Signal Controllers | |||
|
◁ |
5.6.1.4 ReservedâBits 9â0
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
5.6.2 Interrupt Priority Register 1 (IPR1)
Base + $1
Read
Write
RESET
15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
0
0
0
0
0
0
0
0
0
0
RX_REG IPL TX_REG IPL TRBUF IPL
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Figure 5-4 Interrupt Priority Register 1 (IPR1)
5.6.2.1 ReservedâBits 15â6
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
5.6.2.2 EOnCE Receive Register Full Interrupt Priority Level
(RX_REG IPL)âBits 5â4
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 1 through 3.
It is disabled by default.
⢠00 = IRQ disabled (default)
⢠01 = IRQ is priority level 1
⢠10 = IRQ is priority level 2
⢠11 = IRQ is priority level 3
5.6.2.3 EOnCE Transmit Register Empty Interrupt Priority Level
(TX_REG IPL)âBits 3â2
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 1 through 3.
It is disabled by default.
⢠00 = IRQ disabled (default)
⢠01 = IRQ is priority level 1
⢠10 = IRQ is priority level 2
⢠11 = IRQ is priority level 3
5.6.2.4 EOnCE Trace Buffer Interrupt Priority Level (TRBUF IPL)â
Bits 1â0
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 1 through 3.
56F8365 Technical Data, Rev. 7
86
Freescale Semiconductor
Preliminary
|
▷ |