English
Language : 

K20P144M100SF2_1109 Datasheet, PDF (69/74 Pages) Freescale Semiconductor, Inc – K20 Sub-Family Data Sheet
144 144 Pin Name Default
ALT0
ALT1
ALT2
ALT3
ALT4
ALT5
ALT6
ALT7
LQF MAP
P BGA
_BLS23_16
_b
126 B5 PTC19
PTC19
UART3_CT
S_b
FB_CS3_b/
FB_BE7_0_
BLS31_24_
b
FB_TA_b
127 A5 PTD0
PTD0
SPI0_PCS0 UART2_RT
S_b
FB_ALE/
FB_CS1_b/
FB_TS_b
128 D4 PTD1
/
/
PTD1
ADC0_SE5 ADC0_SE5
b
b
SPI0_SCK UART2_CT
S_b
FB_CS0_b
129 C4 PTD2
PTD2
SPI0_SOUT UART2_RX
FB_AD4
130 B4 PTD3
PTD3
SPI0_SIN UART2_TX
FB_AD3
131 A4 PTD4
PTD4
SPI0_PCS1 UART0_RT FTM0_CH4 FB_AD2 EWM_IN
S_b
132 A3 PTD5
/
/
PTD5
ADC0_SE6 ADC0_SE6
b
b
SPI0_PCS2 UART0_CT FTM0_CH5 FB_AD1
S_b
EWM_OUT
_b
133 A2 PTD6
/
/
PTD6
ADC0_SE7 ADC0_SE7
b
b
SPI0_PCS3 UART0_RX FTM0_CH6 FB_AD0 FTM0_FLT0
134 M10 VSS
VSS
VSS
135 F8 VDD
VDD
VDD
136 A1 PTD7
PTD7
CMT_IRO UART0_TX FTM0_CH7
FTM0_FLT1
137 C9 PTD8
DISABLED
PTD8
I2C0_SCL UART5_RX
FB_A16
138 B9 PTD9
DISABLED
PTD9
I2C0_SDA UART5_TX
FB_A17
139 B3 PTD10
DISABLED
PTD10
UART5_RT
S_b
FB_A18
140 B2 PTD11
DISABLED
PTD11
SPI2_PCS0 UART5_CT SDHC0_CL
S_b
KIN
FB_A19
141 B1 PTD12
DISABLED
PTD12
SPI2_SCK
SDHC0_D4
FB_A20
142 C3 PTD13
DISABLED
PTD13
SPI2_SOUT
SDHC0_D5
FB_A21
143 C2 PTD14
DISABLED
PTD14
SPI2_SIN
SDHC0_D6
FB_A22
144 C1 PTD15
DISABLED
PTD15
SPI2_PCS1
SDHC0_D7
FB_A23
Pinout
EzPort
8.2 K20 Pinouts
The below figure shows the pinout diagram for the devices supported by this document.
Many signals may be multiplexed onto a single pin. To determine what signals can be
used on which pin, see the previous section.
K20 Sub-Family Data Sheet Data Sheet, Rev. 6, 9/2011.
Freescale Semiconductor, Inc.
69