34704_09 Datasheet, PDF (29/49 Pages) Freescale Semiconductor, Inc – Multiple Channel DC-DC Power Management IC

FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES
Shutdown Flag Asserted
Shutdown if No Processor Communication
1^st Period
2^nd Period
1
0
Turn On
Programmable
Shutdown Delay
1^st Period
Programmable
Shutdown Delay
2^st Period
During this time, the processor can abort the shutdown
process or shutdown immediately before the 2nd period
elapses with an I²C command
ON/OFF Pin can be released during this
period without affecting the device response process
Figure 6. Hardware Power Up/Down Timing
RST OUTPUT SIGNAL PIN
This is a power reset output signal. It is an open drain
output that should be connected to the reset input of the
microprocessor. An external pull up resistor should be
connected to this output and is recommended to be pulled up
to V2 for best performance (If this pin is pulled up to the VIN
pin, then the 1µA shutdown current budget is not guaranteed)
At power up, the RST pin is asserted (low) to keep the
processor in “reset”. When VG, REG2, REG3, and REG4 are
all in regulation (both OV and UV flags for each regulator are
de-asserted) and no faults exist, the RST output is de-
asserted after a 10ms delay to take the processor out of
reset. Then the processor can go through its own internal
power up sequence and can start communicating to the rest
of the system.
If ANY of the above four regulators has any of the following
faults: over-temperature, short-circuit, over-current for more
than 10ms, over-voltage in response A, under-voltage in
response A, or is shutting down normally, the RST output is
asserted to put the processor back in reset. If ANY of the
above four regulators has an over-voltage response B fault or
an under-voltage response B fault, the RST output will not be
asserted (only the OV and UV flags will be available for the
microprocessor to read).
THERMAL LIMIT DETECTION
There is a thermal sensor for each regulator except REG7.
It uses an external MOSFET.
CURRENT LIMIT MONITORING
The current limit circuitry has two levels of current limiting:
• A soft over-current limit (over-current limit): If the peak
current reaches the typical over-current limit, the switcher
will start a cycle-by-cycle operation to limit the current and
a 10ms current limit timer starts. The switcher will stay in
this mode of operation until one of the following occurs:
• The current is reduced back to the normal level inside
the 10ms timer and in this case normal operation is
gained back
• The output reaches the thermal shutdown limit and
turns off
• The current limit timer expires without gaining normal
operation at which point the output turns off. Then only
for GrpB, at the end of a timeout period of 10ms, the
output will attempt to restart again but for one time only.
• The output current keeps increasing until it reaches the
second over-current limit, see below for more details
• A hard over-current limit (short circuit limit) that is higher
than the cycle by cycle limit at which the device reacts by
shutting down the output immediately. This is necessary to
prevent damage in case of a short-circuit. After that, only
GrpB will attempt a one time retry after a timeout period of
10ms and will go through a new soft start cycle
OUTPUT OVER-VOLTAGE/UNDER-VOLTAGE
MONITORING
In the case of an output over-voltage/under-voltage, the
user has two options that can be programmed through the
I²C interface:
Response A: The output will switch off automatically and
the 34704 would alert the processor through I²C that such an
event happened.
Response B: The output will not switch off. Rather the
34704 communicates to the processor that an over-voltage/
under-voltage condition has occurred and wait for the
processor decision to either shutoff or not, in the mean time
the control loop will try to fix itself.
To avoid erroneous conditions, a 20μs filter will be
implemented.
The OV/UV fault flag is masked during DVS until
DVSSTAT flag is asserted “Done”.
To keep the RST output low during ramp up and until the
soft start is done, the OV/UV protection is masked from
reporting that the output is in regulation.
Analog Integrated Circuit Device Data
Freescale Semiconductor
34704
29