M21050_17 Datasheet, PDF (45/70 Pages) M/A-COM Technology Solutions, Inc. – Duplex Quad (Octal) Multi-Rate CDR (1.0 Gbps - 3.2 Gbps)

Registers
2.2.7
CDR N Loop Bandwidth and Data Sampling Point Adjust
Table 2-32. CDR N Loop Bandwidth and Data Sampling Point Adjust (Phadj_ctrl_N: Address M6h)
Bits
Type
Default
Label
Description
7:6
R/W
10b
i_trim
5:4
R/W
10b
r_sel
3:0
R/W
0000b
phase_adj
Adjusts the charge-pump current; the loop bandwidth (F_LBW) scales
proportionally
00b: 0.65x nominal value
01b: 0.8x nominal value
10b: Nominal
11b: 1.15x nominal value
Adjusts the resistor of the CDR loop filter; the loop bandwidth (F_LBW)
scales proportionally
00b: 0.72x nominal value
01b: Nominal
10b: 2.6x nominal value
Adjusts the static phase offset (sampling point) of the data
1111b: -122.5 mUI
1110b: -105 mUI
1101b: -87.5 mUI
1100b: -70 mUI
1011b: -52.5 mUI
1010b: -35.0 mUI
1001b: -17.5 mUI
1000b: 0 mUI
0000b: 0 mUI
0001b: 17.5 mUI
0010b: 35.0 mUI
0011b: 52.5 mUI
0100b: 70.0 mUI
0101b: 87.5 mUI
0110b: 105 mUI
0111b: 122.5 mUI
2.2.8
CDR N FRA LOL Window Control
Table 2-33. CDR N FRA LOL Window Control (LOL_ctrl_N: Address M9h)
Bits
Type
Default
Label
Description
7:5
R/W
101b
tacq_LOL
Sets the value for the LOL reference window
Code
000b
001b
010b
011b
100b
101b
110b
111b
Value
128
256
512
1024
2048
4096
8192
16384
21050-DSH-001-F
Mindspeed Technologies™
37
Mindspeed Proprietary and Confidential