English
Language : 

FAN48632 Datasheet, PDF (3/13 Pages) Fairchild Semiconductor – 2.5 MHz, 2.0 A Pulsed-Load Synchronous TinyBoost
Pin Configuration
EN PG
VIN
A1
A2
A3
A4
VSEL AGND
VOUT
B1
B2
B3
B4
BYP
C1
C2
SW
C3
C4
AGND
PGND
D1
D2
D3
D4
Figure 3. Top Through View (Bumps Down)
A4
A3
A2
A1
B4
B3
B2
B1
C4
C3
C2
C1
D4
D3
D2
D1
Figure 4. Bottom View (Bumps Up)
Pin Definitions
Pin #
Name
Description
A1
EN
Enable. When this pin is HIGH, the circuit is enabled.(2)
A2
A3–A4
PG
Power Good. This is an open-drain output. PG is actively pulled LOW if output falls out of
regulation due to overload or if thermal protection threshold is exceeded.
VIN
Input Voltage. Connect to Li-Ion battery input power source.(2)
B1
VSEL Output Voltage Select. When boost is running, this pin can be used to select output voltage.
B2, C2
D1
AGND
Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured
with respect to this pin.
B3–B4
VOUT Output Voltage. Place COUT as close as possible to the device.
C1
Bypass. This pin can be used to activate Forced Bypass Mode. When this pin is LOW, the
BYP
bypass switches (Q3 and Q1) are turned on and the IC is otherwise inactive.
C3–C4
SW
Switching Node. Connect to inductor.
D2–D4
PGND
Power Ground. This is the power return for the IC. The COUT bypass capacitor should be
returned with the shortest path possible to these pins.
Note:
2. The EN pin can be tied to VIN, but it is recommended to tie EN to the 1.8 V logic voltage.
© 2013 Fairchild Semiconductor Corporation
FAN48632 • Rev. 1.0.3
3
www.fairchildsemi.com