English
Language : 

XRT73L04A Datasheet, PDF (8/65 Pages) Exar Corporation – 4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
XRT73L04A
4 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT
REV. 2.0.3
PIN DESCRIPTIONS (BY FUNCTION)
TRANSMIT INTERFACE
PIN #
34
25
3
12
32
23
5
14
42
30
139
7
NAME
TTIP_0
TTIP_1
TTIP_2
TTIP_3
TRing_0
TRing_1
TRing_2
TRing_3
TxClk_0
TxClk_1
TxClk_2
TxClk_3
41
TPData_0
29
TPData_1
140
TPData_2
8
TPData_3
40
TNData_0
28
TNData_1
141
TNData_2
9
TNData_3
TYPE
O
O
I
I
I
DESCRIPTION
Transmit TTIP Output - Channel (n):
The XRT73L04A uses this pin along with TRing_(n) to transmit a bipolar
line signal via a 1:1 transformer.
Transmit Ring Output - Channel (n):
The XRT73L04A uses this pin along with TTIP_(n) to transmit a bipolar
line signal via a 1:1 transformer.
Transmit Clock Input for TPData and TNData - Channel (n):
This input pin must be driven at 34.368 MHz (for E3 applications),
44.736 MHz (for DS3 applications), or 51.84 MHz (for SONET STS-1
applications). The XRT73L04A uses this signal to sample the
TPData_(n) and TNData_(n) input pins. By default, the XRT73L04A is
configured to sample these two pins on the falling edge of this signal.
If the XRT73L04A is operating in the HOST Mode, then the device can
be configured to sample the TPData_(n) and TNData_(n) input pins on
either the rising or falling edge of TxClk_(n).
Transmit Positive Data Input - Channel (n):
The XRT73L04A samples this pin on the falling edge of TxClk_(n). If the
device samples a "1", then it generates and transmits a positive polarity
pulse to the line.
The data should be applied to this input pin if the Transmit Section is
configured to accept Single-Rail data from the Terminal Equipment.
NOTE: If the XRT73L04A is operating in the HOST Mode, then the
XRT73L04A can be configured to sample the TPData_(n) pin on either
the rising or falling edge of TxClk_(n).
Transmit Negative Data Input - Channel (n):
The XRT73L04A samples this pin on the falling edge of TxClk_(n). If the
device samples a "1", then it generates and transmits a negative polarity
pulse to the line.
In Single-Rail Mode, this pin must be tied to GND to enable the HDB3/
B3ZS Encoder and Decoder, (internally pulled-down).
In Dual-Rail Mode this input is the N-Rail Data input.
If the XRT73L04A is operating in the HOST Mode, then the XRT73L04A
can be configured to sample the TNData_(n) pin on either the rising or
falling edge of TxClk_(n).
4