XRT71D03 Datasheet, PDF (6/24 Pages) Exar Corporation – 3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR

XRT71D03
3 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR
REV. 1.2.0
áç
PIN DESCRIPTION
PIN #
20
NAME
DS3/E3_0
21
DJA_0/SCLK
22
GND
23
RPOS_2
24
RNEG_2
25
VDD
26
RCLK_2
27
GND
28
MCLK_2
29
DJA_2/CS
30
STS1_2
TYPE
I
I
****
I
I
****
I
****
I
I
I
DESCRIPTION
DS3/E3 Select Input - channel 0:
See description pin 8.
Internal 50 K Ohm pull-down resistor.
Hardware Mode
Disable Jitter Attenuator Input - Channel 0:
An active-high disables the Jitter Attenuator. The RPOS/RNEG and RCLK will
be passed through without jitter attenuation.
Host Mode
Microprocessor Serial Interface Clock Signal:
This signal will be used to sample the data on the SDI pin, on the rising edge
of this signal. Additionally, during “Read” operations, the Microprocessor Serial
Interface will update the SDO output on the falling edge of this signal.
Internal 50 K Ohm pull-down resistor.
Digital Ground
Received Positive Data (Jittery) Input: - channel 2:
Data that is input on this pin is sampled on either the rising or falling edge of
RCLK depending on the setting of the RCLKES pin (pin 10).
If RCLKES is “high”, then RPOS will be sampled on the falling edge of RCLK.
If RCLKES is “low”, then RPOS will be sampled on the rising edge of RCLK.
Internal 50 K Ohm pull-up resistor.
Received Negative Data (Jittery) - channel 2:
The input jittery negative data is sampled either on the rising or falling edge of
RCLK depending on the setting of RCLKES.
If RCLKES is “high”, then RNEG will be sampled on the falling edge of RCLK.
If RCLKES is “low”, then RPOS will be sampled on the rising edge of RCLK.
This pin is typically tied to the “RNEG” output pin of the LIU.
Internal 50 K Ohm pull-up resistor.
Digital Power Supply = 5V±5% or 3.3V±5%
Received Clock (Jittery) - channel 2:
Clock input RCLK2 should be connected to the recovered clock.
Internal 50 K Ohm pull-up resistor.
Digital Ground
Master Clock Input - channel 2:
Reference clock for internal PLL. 44.736MHz+/-20ppm or 34.368MHz+/-
20ppm. This clock must be continuous and jitter free with duty cycle between
30 to 70%.
It is permissible to use the EXCLK signal orSTS1 clock.
Internal 50 K Ohm pull-up resistor.
Hardware Mode
Disable Jitter Attenuator Input - Channel 2:
See description of pin 25
Host Mode
Chip Select Input:
An active-low input enables the serial interface.
Internal 50 K Ohm pull-down resistor.
SONET STS1 Mode Select - channel 2:
See description pin 19
5