English
Language : 

XR17V354 Datasheet, PDF (6/66 Pages) Exar Corporation – HIGH PERFORMANCE QUAD PCI-EXPRESS UART
XR17V354
PRELIMINARY
HIGH PERFORMANCE QUAD PCI-EXPRESS UART
PIN DESCRIPTIONS
REV. P1.0.2
NAME
MPIO15
PIN #
N3
EEPROM SIGNALS
EECK
P13
EECS
R14
EEDI
P14
EEDO
M12
JTAG SIGNALS
TRESET
N4
TCK
P3
TMS
M5
TDI
R3
TDO
P4
BUCK REGULATOR SIGNALS
ENABLE
C14
LX
A13
LX
A14
FB
C11
PWRGD
D13
ANCILLARY SIGNALS
RESET#
R2
TMRCK
A10
EN485#
C10
ENIR#
B10
TYPE
DESCRIPTION
I/O Multi-purpose input/output 15. The function of this pin is defined thru the Con-
figuration Register MPIOSEL, MPIOLVL, MPIOINV, MPIO3T and MPIOINT.
O Serial clock to EEPROM. An internal clock of CLK divide by 256 is used for
reading the vendor and sub-vendor ID during power up or reset. However, it
can be manually clocked thru the Configuration Register REGB.
O Chip select to a EEPROM device like 93C46. It is manually selectable thru
the Configuration Register REGB. Requires a pull-up 4.7K ohm resistor for
external sensing of EEPROM during power up.
O Write data to EEPROM device. It is manually accessible thru the Configura-
tion Register REGB.
I Read data from EEPROM device. It is manually accessible thru the Configu-
ration Register REGB.
I JTAG Test Reset
I JTAG Test Clock
I JTAG Test Mode Select
I JTAG Data Input
O JTAG Data Output
I Connect to VCC to enable buck regulator. Connect to GND to disable buck
regulator.
O Connect these two signals together to external 4.7uH inductor.
O
I Connect this signal to other end of external 4.7uH inductor. 47uF capacitor to
GND is also required on this pin.
O Indicates that 1.2V core has been powered up.
I System reset (active low). In normal operation, this signal should be HIGH.
I 16-bit timer/counter external clock input.
I Auto RS-485 mode enable (active low). This pin is sampled during power up,
following a hardware reset (RST#) or soft reset (register RESET). It can be
used to start up all 4 UARTs in the Auto RS-485 Half-Duplex Direction control
mode. The sampled logic state is transferred to FCTR bit-5 in the UART
channel.
I Infrared mode enable (active low). This pin is sampled during power up, fol-
lowing a hardware reset (RST#) or soft-reset (register RESET). It can be
used to start up all 4 UARTs in the infrared mode. The sampled logic state is
transferred to MCR bit-6 in the UART.
6