XR16C2850IJ-F Datasheet, PDF (50/51 Pages) Exar Corporation – 2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS

XR16C2850
2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
TABLE OF CONTENTS
xr
REV. 2.1.3
GENERAL DESCRIPTION .................................................................................................1
APPLICATIONS ................................................................................................................................................1
FEATURES .....................................................................................................................................................1
FIGURE 1. XR16C2850 BLOCK DIAGRAM......................................................................................................................................... 1
FIGURE 2. PIN OUT ASSIGNMENT ..................................................................................................................................................... 2
ORDERING INFORMATION.................................................................................................................................2
PIN DESCRIPTIONS .........................................................................................................3
1.0 PRODUCT DESCRIPTION .....................................................................................................................7
2.0 FUNCTIONAL DESCRIPTIONS .............................................................................................................8
2.1 CPU INTERFACE .............................................................................................................................................. 8
FIGURE 3. XR16C2850 DATA BUS INTERCONNECTIONS ................................................................................................................. 8
2.2 DEVICE RESET ................................................................................................................................................ 8
2.3 DEVICE IDENTIFICATION AND REVISION ..................................................................................................... 8
2.4 CHANNEL A AND B SELECTION .................................................................................................................... 8
TABLE 1: CHANNEL A AND B SELECT ............................................................................................................................................... 9
2.5 CHANNEL A AND B INTERNAL REGISTERS ................................................................................................ 9
2.6 DMA MODE ....................................................................................................................................................... 9
TABLE 2: TABLE 2TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE ................................................................................ 9
2.7 INTA AND INTB OUPUTS .............................................................................................................................. 10
TABLE 3: INTA AND INTB PINS OPERATION FOR TRANSMITTER ...................................................................................................... 10
TABLE 4: INTA AND INTB PIN OPERATION FOR RECEIVER ............................................................................................................. 10
2.8 CRYSTAL OSCILLATOR OR EXTERNAL CLOCK INPUT ........................................................................... 10
FIGURE 4. TYPICAL OSCILLATOR CONNECTIONS............................................................................................................................... 10
2.9 PROGRAMMABLE BAUD RATE GENERATOR ........................................................................................... 11
FIGURE 5. EXTERNAL CLOCK CONNECTION FOR EXTENDED DATA RATE .......................................................................................... 11
FIGURE 6. BAUD RATE GENERATOR AND PRESCALER ..................................................................................................................... 11
TABLE 5: TYPICAL DATA RATES WITH A 14.7456 MHZ CRYSTAL OR EXTERNAL CLOCK ...................................................................... 12
2.10 TRANSMITTER ............................................................................................................................................. 12
2.10.1 TRANSMIT HOLDING REGISTER (THR) - WRITE ONLY ....................................................................................... 12
2.10.2 TRANSMITTER OPERATION IN NON-FIFO MODE ................................................................................................ 12
FIGURE 7. TRANSMITTER OPERATION IN NON-FIFO MODE .............................................................................................................. 13
2.10.3 TRANSMITTER OPERATION IN FIFO MODE ......................................................................................................... 13
FIGURE 8. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE ..................................................................................... 13
2.11 RECEIVER .................................................................................................................................................... 14
2.11.1 RECEIVE HOLDING REGISTER (RHR) - READ-ONLY .......................................................................................... 14
FIGURE 9. RECEIVER OPERATION IN NON-FIFO MODE .................................................................................................................... 14
FIGURE 10. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE ....................................................................... 15
2.12 AUTO RTS (HARDWARE) FLOW CONTROL ............................................................................................. 15
2.13 AUTO RTS HYSTERESIS ............................................................................................................................ 15
2.14 AUTO CTS FLOW CONTROL ...................................................................................................................... 16
FIGURE 11. AUTO RTS AND CTS FLOW CONTROL OPERATION....................................................................................................... 16
2.15 AUTO XON/XOFF (SOFTWARE) FLOW CONTROL ................................................................................... 17
TABLE 6: AUTO XON/XOFF (SOFTWARE) FLOW CONTROL ............................................................................................................... 17
2.16 SPECIAL CHARACTER DETECT ............................................................................................................... 17
2.17 AUTO RS485 HALF-DUPLEX CONTROL .................................................................................................. 17
2.18 INFRARED MODE ........................................................................................................................................ 18
FIGURE 12. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING .......................................................................... 18
2.19 SLEEP MODE WITH AUTO WAKE-UP ....................................................................................................... 19
2.20 INTERNAL LOOPBACK .............................................................................................................................. 20
FIGURE 13. INTERNAL LOOP BACK IN CHANNELS A AND B .............................................................................................................. 20
3.0 UART INTERNAL REGISTERS ...........................................................................................................21
TABLE 7: UART CHANNEL A AND B UART INTERNAL REGISTERS...................................................................................... 21
TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1......................................... 22
4.0 INTERNAL REGISTER DESCRIPTIONS .............................................................................................23
4.1 RECEIVE HOLDING REGISTER (RHR) - READ- ONLY ............................................................................... 23
4.2 TRANSMIT HOLDING REGISTER (THR) - WRITE-ONLY ............................................................................ 23
4.3 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE .............................................................................. 23
4.3.1 IER VERSUS RECEIVE FIFO INTERRUPT MODE OPERATION ............................................................................. 23
4.3.2 IER VERSUS RECEIVE/TRANSMIT FIFO POLLED MODE OPERATION ................................................................ 24
I