LM3S3748 Datasheet, PDF (84/753 Pages) List of Unclassifed Manufacturers – Microcontroller

System Control
Register 7: Reset Cause (RESC), offset 0x05C
This register is set with the reset cause after reset. The bits in this register are sticky and maintain
their state across multiple reset sequences, except when an external reset is the cause, and then
all the other bits in the RESC register are cleared.
Reset Cause (RESC)
Base 0x400F.E000
Offset 0x05C
Type R/W, reset -
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
reserved
MOSCFAIL
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
R/W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
SW
WDT
BOR
POR
EXT
Type RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
RO
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
0
0
0
-
-
-
-
-
Bit/Field
31:17
16
15:5
4
3
2
1
0
Name
reserved
MOSCFAIL
reserved
SW
WDT
BOR
POR
EXT
Type
RO
R/W
RO
R/W
R/W
R/W
R/W
R/W
Reset
0
-
0
-
-
-
-
-
Description
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
MOSC Failure Reset
When set, indicates the MOSC circuit was enable for clock validation
and failed. This generated a reset event.
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
Software Reset
When set, indicates a software reset is the cause of the reset event.
Watchdog Timer Reset
When set, indicates a watchdog reset is the cause of the reset event.
Brown-Out Reset
When set, indicates a brown-out reset is the cause of the reset event.
Power-On Reset
When set, indicates a power-on reset is the cause of the reset event.
External Reset
When set, indicates an external reset (RST assertion) is the cause of
the reset event.
84
April 08, 2008
Preliminary